{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:36Z","timestamp":1750308216445,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,7]],"date-time":"2004-06-07T00:00:00Z","timestamp":1086566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,7]]},"DOI":"10.1145\/996566.996654","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"293-298","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Communication-efficient hardware acceleration for fast functional simulation"],"prefix":"10.1145","author":[{"given":"Young-Il","family":"Kim","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooseung","family":"Yang","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Su","family":"Kwon","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chong-Min","family":"Kyung","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Daejeon, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ITRS","author":"International","year":"2001","unstructured":"International technology roadmap for semiconductors . ITRS , 2001 . International technology roadmap for semiconductors. ITRS, 2001."},{"key":"e_1_3_2_1_2_1","volume-title":"IEEE Computer Society","author":"Standard","year":"2001","unstructured":"Standard Verilog hardware description language . IEEE Computer Society , September 2001 . Standard Verilog hardware description language. IEEE Computer Society, September 2001."},{"key":"e_1_3_2_1_3_1","volume-title":"Accellera","author":"Standard","year":"2003","unstructured":"Standard co-emulation modeling interface reference manual version 1.0 . Accellera , May 2003 . Standard co-emulation modeling interface reference manual version 1.0. Accellera, May 2003."},{"key":"e_1_3_2_1_4_1","volume-title":"Axis Corp.","author":"Platform","year":"2002","unstructured":"Platform verification white paper . Axis Corp. , 2002 http:\/\/www.axiscorp.com\/pdf\/platform_verification.pdf. Platform verification white paper. Axis Corp., 2002 http:\/\/www.axiscorp.com\/pdf\/platform_verification.pdf."},{"key":"e_1_3_2_1_5_1","volume-title":"Duolog Technologies","author":"Synthesizable","year":"2002","unstructured":"Synthesizable verification solutions. Duolog Technologies ., 2002 http:\/\/www.duolog.com\/verificationproducts.html. Synthesizable verification solutions. Duolog Technologies., 2002 http:\/\/www.duolog.com\/verificationproducts.html."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277214"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794513"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"e_1_3_2_1_9_1","volume-title":"Hardware Accelerators for VLSI CAD","author":"Carlstedt-Duke","year":"1988","unstructured":"Carlstedt-Duke and T.B.M. A solution to high performance acceleration of digital system design . Hardware Accelerators for VLSI CAD , September 1988 . Carlstedt-Duke and T.B.M. A solution to high performance acceleration of digital system design. Hardware Accelerators for VLSI CAD, September 1988."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775929"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277084"}],"event":{"name":"DAC04: The 41st Annual Design Automation Conference 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Diego CA USA","acronym":"DAC04"},"container-title":["Proceedings of the 41st annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996654","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/996566.996654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:11Z","timestamp":1750264271000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996654"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,7]]},"references-count":12,"alternative-id":["10.1145\/996566.996654","10.1145\/996566"],"URL":"https:\/\/doi.org\/10.1145\/996566.996654","relation":{},"subject":[],"published":{"date-parts":[[2004,6,7]]},"assertion":[{"value":"2004-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}