{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:10Z","timestamp":1750308190281,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,7]],"date-time":"2004-06-07T00:00:00Z","timestamp":1086566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,7]]},"DOI":"10.1145\/996566.996727","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"588-591","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["The best of both worlds"],"prefix":"10.1145","author":[{"given":"Abhijit","family":"Davare","sequence":"first","affiliation":[{"name":"University of California, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kelvin","family":"Lwin","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, San Jose, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Kondratyev","sequence":"additional","affiliation":[{"name":"Cadence Berkeley Labs, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IWLS","author":"Cortadella J.","year":"2003","unstructured":"J. Cortadella , A. Kondratyev , L. Lavagno , C. Sotiriou , \" A Concurrent Model for Desynchronization,\" IWLS 2003 . J. Cortadella, A. Kondratyev, L. Lavagno, C. Sotiriou, \"A Concurrent Model for Desynchronization,\" IWLS 2003."},{"key":"e_1_3_2_1_2_1","unstructured":"J. P. Uyemura \"VLSI clocking and System Design\" in Introduction to VLSI Circuits and Systems John Wiley & Sons 2002.  J. P. Uyemura \"VLSI clocking and System Design\" in Introduction to VLSI Circuits and Systems John Wiley & Sons 2002."},{"volume-title":"J. Rabaey, A. Chandrakasan, B. Nikolic, \"Digital Integrated Circuits -","year":"2003","key":"e_1_3_2_1_3_1","unstructured":"J. Rabaey, A. Chandrakasan, B. Nikolic, \"Digital Integrated Circuits - Second Edition,\" Prentice Hall , 2003 . J. Rabaey, A. Chandrakasan, B. Nikolic, \"Digital Integrated Circuits - Second Edition,\" Prentice Hall, 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017790"},{"key":"e_1_3_2_1_5_1","volume-title":"Reducing the Timing Overhead,\" in Closing the Gap between ASIC and Custom: Tools and techniques for High-Performance ASIC design Kluwer Academic Publishers","author":"Chinnery D.","year":"2002","unstructured":"D. Chinnery and K. Keutzer , \" Reducing the Timing Overhead,\" in Closing the Gap between ASIC and Custom: Tools and techniques for High-Performance ASIC design Kluwer Academic Publishers , 2002 . D. Chinnery and K. Keutzer, \"Reducing the Timing Overhead,\" in Closing the Gap between ASIC and Custom: Tools and techniques for High-Performance ASIC design Kluwer Academic Publishers, 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(86)80002-5"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.475126"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.2307\/2344237"}],"event":{"name":"DAC04: The 41st Annual Design Automation Conference 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Diego CA USA","acronym":"DAC04"},"container-title":["Proceedings of the 41st annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996727","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/996566.996727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:24:44Z","timestamp":1750263884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996727"}},"subtitle":["the efficient asynchronous implementation of synchronous specifications"],"short-title":[],"issued":{"date-parts":[[2004,6,7]]},"references-count":10,"alternative-id":["10.1145\/996566.996727","10.1145\/996566"],"URL":"https:\/\/doi.org\/10.1145\/996566.996727","relation":{},"subject":[],"published":{"date-parts":[[2004,6,7]]},"assertion":[{"value":"2004-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}