{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:10Z","timestamp":1750308190159,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,7]],"date-time":"2004-06-07T00:00:00Z","timestamp":1086566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,7]]},"DOI":"10.1145\/996566.996751","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"678-680","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Low voltage swing logic circuits for a Pentium\u00ae 4 processor integer core"],"prefix":"10.1145","author":[{"given":"Daniel J.","family":"Deleganes","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"Micah","family":"Barany","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"George","family":"Geannopoulos","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"Kurt","family":"Kreitzer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"Anant P.","family":"Singh","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]},{"given":"Sapumal","family":"Wijeratne","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR"}]}],"member":"320","published-online":{"date-parts":[[2004,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Sager \"A 0.18um Cmos IA32 Microprocessor with a 4 GHZ Integer Execution Unit\" ISSCC 2001.  Sager \"A 0.18um Cmos IA32 Microprocessor with a 4 GHZ Integer Execution Unit\" ISSCC 2001."},{"key":"e_1_3_2_1_2_1","unstructured":"Thompson \"A 90nm Technology Featuring 50nm Strained Silicon Channel Transistors..\" 2002 IEDM Digest.  Thompson \"A 90nm Technology Featuring 50nm Strained Silicon Channel Transistors..\" 2002 IEDM Digest."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996751"},{"key":"e_1_3_2_1_4_1","unstructured":"Morrise \"Algorithm for Finding Vectors to Stimulate All Paths and Arcs through an LVS Gate\" U.S.Patent 6557149.  Morrise \"Algorithm for Finding Vectors to Stimulate All Paths and Arcs through an LVS Gate\" U.S.Patent 6557149."},{"key":"e_1_3_2_1_5_1","unstructured":"Singh \"A Mixed Signal Rotator\/Shifter for an Ultra Low Latency 7GHz X86 Integer Core \" 2004 Symposium on VLSI Circuits June 2004.  Singh \"A Mixed Signal Rotator\/Shifter for an Ultra Low Latency 7GHz X86 Integer Core \" 2004 Symposium on VLSI Circuits June 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263273"}],"event":{"name":"DAC04: The 41st Annual Design Automation Conference 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Diego CA USA","acronym":"DAC04"},"container-title":["Proceedings of the 41st annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996751","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/996566.996751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:24:44Z","timestamp":1750263884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996751"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,7]]},"references-count":6,"alternative-id":["10.1145\/996566.996751","10.1145\/996566"],"URL":"https:\/\/doi.org\/10.1145\/996566.996751","relation":{},"subject":[],"published":{"date-parts":[[2004,6,7]]},"assertion":[{"value":"2004-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}