{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:27:51Z","timestamp":1762032471479,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,7]],"date-time":"2004-06-07T00:00:00Z","timestamp":1086566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,7]]},"DOI":"10.1145\/996566.996773","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"761-766","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Tradeoffs between date oxide leakage and delay for dual T\n            <sub>ox<\/sub>\n            circuits"],"prefix":"10.1145","author":[{"given":"Anup Kumar","family":"Sultania","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,6,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Semiconductor Industry Association \"International Technology Roadmap for Semiconductors \" 2002. Available at http:\/\/public.itrs.net.  Semiconductor Industry Association \"International Technology Roadmap for Semiconductors \" 2002. Available at http:\/\/public.itrs.net."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566425"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775881"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266182"},{"key":"e_1_3_2_1_5_1","first-page":"88","volume-title":"A sub-0.1 $\\mu m$ Circuit Design with Substrate-Over-Biasing,\" in IEEE ISSCC Dig. of Tech. Papers","author":"Oowaki Y.","year":"1998","unstructured":"Y. Oowaki , \" A sub-0.1 $\\mu m$ Circuit Design with Substrate-Over-Biasing,\" in IEEE ISSCC Dig. of Tech. Papers , pp. 88 -- 89 , Feb. 1998 . Y. Oowaki et al., \"A sub-0.1 $\\mu m$ Circuit Design with Substrate-Over-Biasing,\" in IEEE ISSCC Dig. of Tech. Papers, pp. 88--89, Feb. 1998."},{"key":"e_1_3_2_1_6_1","volume-title":"Nov.","author":"Narendra S.","year":"2003","unstructured":"S. Narendra , \" Leakage Issues in IC design: Trends, Estimation, and Avoidance.\" Tutorial at the IEEE\/ACM ICCAD , Nov. 2003 . S. Narendra et al., \"Leakage Issues in IC design: Trends, Estimation, and Avoidance.\" Tutorial at the IEEE\/ACM ICCAD, Nov. 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775878"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.974710"},{"key":"e_1_3_2_1_9_1","first-page":"227","volume-title":"Proc. of IEEE ICCD","author":"Sirisantana N.","year":"2000","unstructured":"N. Sirisantana CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness,\" in Proc. of IEEE ICCD , pp. 227 -- 232 , Sept. 2000 . N. Sirisantana et al., \"High-Performace Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness,\" in Proc. of IEEE ICCD, pp. 227--232, Sept. 2000."},{"key":"e_1_3_2_1_10_1","volume-title":"Private Communication","author":"Bernstein K.","year":"2003","unstructured":"K. Bernstein , Private Communication . IBM T. J. Watson Research Center , Yorktown Heights, NY , 2003 . K. Bernstein, Private Communication. IBM T. J. Watson Research Center, Yorktown Heights, NY, 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0213"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.641365"},{"key":"e_1_3_2_1_13_1","unstructured":"Device Group at UC Berkeley \"Berkeley Predictive Technology Model \" 2002. Available at http:\/\/www-device.eecs.berkeley.edu\/ptm\/.  Device Group at UC Berkeley \"Berkeley Predictive Technology Model \" 2002. Available at http:\/\/www-device.eecs.berkeley.edu\/ptm\/."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"e_1_3_2_1_15_1","volume-title":"Design of High-Performance Microprocessor Circuits","author":"Chandrakasan A.","year":"2001","unstructured":"A. Chandrakasan , Design of High-Performance Microprocessor Circuits . Piscataway, NJ : IEEE Press , 2001 . A. Chandrakasan et al., Design of High-Performance Microprocessor Circuits. Piscataway, NJ: IEEE Press, 2001."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.936710"},{"key":"e_1_3_2_1_17_1","first-page":"326","volume-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing,\" in Proc","author":"Fishburn J.","year":"1985","unstructured":"J. Fishburn and A. Dunlop , \" TILOS: A Posynomial Programming Approach to Transistor Sizing,\" in Proc . of ACM\/IEEE ICCAD , pp. 326 -- 328 , Nov. 1985 . J. Fishburn and A. Dunlop, \"TILOS: A Posynomial Programming Approach to Transistor Sizing,\" in Proc. of ACM\/IEEE ICCAD, pp. 326--328, Nov. 1985."}],"event":{"name":"DAC04: The 41st Annual Design Automation Conference 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Diego CA USA","acronym":"DAC04"},"container-title":["Proceedings of the 41st annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996773","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/996566.996773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:24:44Z","timestamp":1750263884000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/996566.996773"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,7]]},"references-count":17,"alternative-id":["10.1145\/996566.996773","10.1145\/996566"],"URL":"https:\/\/doi.org\/10.1145\/996566.996773","relation":{},"subject":[],"published":{"date-parts":[[2004,6,7]]},"assertion":[{"value":"2004-06-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}