{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:07Z","timestamp":1761580687813,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531621","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"345-350","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Spatial and temporal design debug using partial MaxSAT"],"prefix":"10.1145","author":[{"given":"Yibin","family":"Chen","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Sean","family":"Safarpour","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Joao","family":"Marques-Silva","sequence":"additional","affiliation":[{"name":"University of Southampton, Southampton, Gt Britain"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"System-on-a-chip Verification: Methodology and Techniques","author":"Rashinkar P.","year":"2000","unstructured":"P. Rashinkar , P. Paterson , and L. Singh , System-on-a-chip Verification: Methodology and Techniques . Kluwer Academic Publisher , 2000 . P. Rashinkar, P. Paterson, and L. Singh, System-on-a-chip Verification: Methodology and Techniques. Kluwer Academic Publisher, 2000."},{"key":"e_1_3_2_1_2_1","volume-title":"Model Checking","author":"Clarke E.","year":"1999","unstructured":"E. Clarke , O. Grumberg , and D. Peled , Model Checking . MIT Press , 1999 . E. Clarke, O. Grumberg, and D. Peled, Model Checking. MIT Press, 1999."},{"key":"e_1_3_2_1_3_1","first-page":"459","article-title":"Equivalence checking combining a structural SAT-solver, BDDs, and simulation","author":"Paruthi V.","year":"2000","unstructured":"V. Paruthi and A. Kuehlmann , \" Equivalence checking combining a structural SAT-solver, BDDs, and simulation , in Int'l Conf. on Comp. Design , 2000 , pp. 459 -- 464 . V. Paruthi and A. Kuehlmann, \"Equivalence checking combining a structural SAT-solver, BDDs, and simulation, in Int'l Conf. on Comp. Design, 2000, pp. 459--464.","journal-title":"Int'l Conf. on Comp. Design"},{"volume-title":"ITRS 2006 Update, 2008","year":"2006","key":"e_1_3_2_1_4_1","unstructured":"International Techonology Roadmap for Semiconductors , ITRS 2006 Update, 2008 , http:\/\/www.itrs.net\/Links\/ 2006 Update\/2006UpdateFinal.htm. International Techonology Roadmap for Semiconductors, ITRS 2006 Update, 2008, http:\/\/www.itrs.net\/Links\/2006Update\/2006UpdateFinal.htm."},{"key":"e_1_3_2_1_5_1","first-page":"214","volume-title":"Critical path tracing - an alternative to fault simulation,\" in DAC '83: Proceedings of the 20th conference on Design automation","author":"Abramovici M.","year":"1983","unstructured":"M. Abramovici , P. R. Menon , and D. T. Miller , Critical path tracing - an alternative to fault simulation,\" in DAC '83: Proceedings of the 20th conference on Design automation , 1983 , pp. 214 -- 220 . M. Abramovici, P. R. Menon, and D. T. Miller, Critical path tracing - an alternative to fault simulation,\" in DAC '83: Proceedings of the 20th conference on Design automation, 1983, pp. 214--220."},{"key":"e_1_3_2_1_6_1","volume-title":"Digital Systems Testing and Testable Design","author":"Abramovici M.","year":"1990","unstructured":"M. Abramovici , M. Breuer , and A. Friedman , Digital Systems Testing and Testable Design . Computer Science Press , 1990 . M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025119.1025638"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"e_1_3_2_1_9_1","first-page":"240","article-title":"A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test","author":"Mangassarian H.","year":"2007","unstructured":"H. Mangassarian , A. Veneris , S. Safarpour , M. Benedetti , and D. Smith , \" A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test , in Int'l Conf. on CAD , 2007 , pp. 240 -- 245 . H. Mangassarian, A. Veneris, S. Safarpour, M. Benedetti, and D. Smith, \"A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test, in Int'l Conf. on CAD, 2007, pp. 240--245.","journal-title":"Int'l Conf. on CAD"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2007.28"},{"key":"e_1_3_2_1_11_1","first-page":"1045","article-title":"Simulation-based bug trace minimization with BMC-based refinement","author":"Chang K.","year":"2005","unstructured":"K. Chang , V. Bertacco , and I. Markov , Simulation-based bug trace minimization with BMC-based refinement ,\" in Int'l Conf. on CAD , 2005 , pp. 1045 -- 1051 . K. Chang, V. Bertacco, and I. Markov, Simulation-based bug trace minimization with BMC-based refinement,\" in Int'l Conf. on CAD, 2005, pp. 1045--1051.","journal-title":"Int'l Conf. on CAD"},{"key":"e_1_3_2_1_12_1","first-page":"225","article-title":"Towards more effective unsatisfiability-based maximum satisfiability algorithms","author":"Marques-Silva J.","year":"2008","unstructured":"J. Marques-Silva and V. M. Manquinho , Towards more effective unsatisfiability-based maximum satisfiability algorithms , in Int'l Conf. on Theory and Applications of Satisfiability Testing , May 2008 , pp. 225 -- 230 . J. Marques-Silva and V. M. Manquinho, Towards more effective unsatisfiability-based maximum satisfiability algorithms, in Int'l Conf. on Theory and Applications of Satisfiability Testing, May 2008, pp. 225--230.","journal-title":"Int'l Conf. on Theory and Applications of Satisfiability Testing"},{"key":"e_1_3_2_1_13_1","unstructured":"Max-SAT 2008 \"http:\/\/www.maxsat.udl.cat 2008.  Max-SAT 2008 \"http:\/\/www.maxsat.udl.cat 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/11499107_13"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366131"},{"key":"e_1_3_2_1_16_1","first-page":"266","article-title":"Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors.\" in Design","author":"Velev M.","year":"2004","unstructured":"M. Velev , \" Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors.\" in Design , Automation and Test in Europe , 2004 , pp. 266 -- 271 . M. Velev, \"Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors.\" in Design, Automation and Test in Europe, 2004, pp. 266--271.","journal-title":"Automation and Test in Europe"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"e_1_3_2_1_18_1","volume-title":"Eds. IOS Press","author":"Manya F.","year":"2008","unstructured":"F. Manya , Maxsat , hard and soft constraints,\" in Handbook of Satisfiability, A. Biere, H. van Maaren, and Walsh , Eds. IOS Press , 2008 , in Press. F. Manya, Maxsat, hard and soft constraints,\" in Handbook of Satisfiability, A. Biere, H. van Maaren, and Walsh, Eds. IOS Press, 2008, in Press."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/11814948_25"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403474"},{"key":"e_1_3_2_1_21_1","unstructured":"OpenCores.org \"http:\/\/www.opencores.org \" 2008.  OpenCores.org \"http:\/\/www.opencores.org \" 2008."}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531621","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531621"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":21,"alternative-id":["10.1145\/1531542.1531621","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531621","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}