{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:24:00Z","timestamp":1750307040865,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,5,3]],"date-time":"2012-05-03T00:00:00Z","timestamp":1336003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,5,3]]},"DOI":"10.1145\/2206781.2206816","type":"proceedings-article","created":{"date-parts":[[2012,5,7]],"date-time":"2012-05-07T18:47:53Z","timestamp":1336416473000},"page":"135-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Unifying functional and parametric timing verification"],"prefix":"10.1145","author":[{"given":"Luis","family":"Guerra e Silva","sequence":"first","affiliation":[{"name":"INESC-ID \/ IST \/ TU Lisbon, Lisbon, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2012,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386424"},{"key":"e_1_3_2_1_2_1","series-title":"Frontiers in Artificial Intelligence and Applications","first-page":"825","volume-title":"Handbook of Satisfiability","author":"Barrett C.","year":"2009","unstructured":"C. Barrett , R. Sebastiani , S. A. Seshia , and C. Tinelli . Satisfiability Modulo Theories . In A. Biere, M. J. H. Heule, H. van Maaren, and T. Walshy, editors, Handbook of Satisfiability , volume 185 of Frontiers in Artificial Intelligence and Applications , chapter 26, pages 825 -- 885 . IOS Press , February 2009 . C. Barrett, R. Sebastiani, S. A. Seshia, and C. Tinelli. Satisfiability Modulo Theories. In A. Biere, M. J. H. Heule, H. van Maaren, and T. Walshy, editors, Handbook of Satisfiability, volume 185 of Frontiers in Artificial Intelligence and Applications, chapter 26, pages 825--885. IOS Press, February 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"False Paths in High-Level Synthesis. In Proceedings of ICCAD","author":"Bergamaschi R.","year":"1991","unstructured":"R. Bergamaschi . The E ects of False Paths in High-Level Synthesis. In Proceedings of ICCAD , November 1991 . R. Bergamaschi. The E ects of False Paths in High-Level Synthesis. In Proceedings of ICCAD, November 1991."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.205001"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837321"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792734.1792766"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/113938.149628"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705250"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034343"},{"key":"e_1_3_2_1_11_1","volume-title":"Computers and Intractability: A Guide to the Theory of NP-completeness","author":"Garey M. R.","year":"1979","unstructured":"M. R. Garey and D. S. Johnson . Computers and Intractability: A Guide to the Theory of NP-completeness . W. H. Freeman and Company , 1979 . M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-completeness. W. H. Freeman and Company, 1979."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380791"},{"issue":"4","key":"e_1_3_2_1_13_1","first-page":"1006","article-title":"Depth and Delay in a Network","volume":"19","author":"Hrapcenko V.","year":"1978","unstructured":"V. Hrapcenko . Depth and Delay in a Network . Soviet Math. Dokl. , 19 ( 4 ): 1006 -- 1009 , 1978 . V. Hrapcenko. Depth and Delay in a Network. Soviet Math. Dokl., 19(4):1006--1009, 1978.","journal-title":"Soviet Math. Dokl."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514061"},{"key":"e_1_3_2_1_15_1","first-page":"303","volume-title":"Proceedings of ISCAS","author":"Marques-Silva J.","year":"1994","unstructured":"J. Marques-Silva and K. A. Sakallah . Efficient and Robust Test-Generation Based Timing Analysis . In Proceedings of ISCAS , pages 303 -- 306 , 1994 . J. Marques-Silva and K. A. Sakallah. Efficient and Robust Test-Generation Based Timing Analysis. In Proceedings of ISCAS, pages 303--306, 1994."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185225"},{"key":"e_1_3_2_1_17_1","volume-title":"Introduction to Mathematical Logic","author":"Mendelson E.","year":"1997","unstructured":"E. Mendelson . Introduction to Mathematical Logic . Chapman & Hall \/ CRC , 1997 . E. Mendelson. Introduction to Mathematical Logic. Chapman & Hall \/ CRC, 1997."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923635"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266586"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.17"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/224841.225067"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"Proceedings of DATE","author":"Zeng J.","year":"2010","unstructured":"J. Zeng , M. S. Abadir , J. Bhadra , and J. A. Abraham . Full Chip False Timing Path Identification: Applications to the PowerPC Microprocessors . In Proceedings of DATE , pages 1 -- 5 , Apr 2010 . J. Zeng, M. S. Abadir, J. Bhadra, and J. A. Abraham. Full Chip False Timing Path Identification: Applications to the PowerPC Microprocessors. In Proceedings of DATE, pages 1--5, Apr 2010."}],"event":{"name":"GLSVLSI '12: Great Lakes Symposium on VLSI 2012","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Salt Lake City Utah USA","acronym":"GLSVLSI '12"},"container-title":["Proceedings of the great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206816","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2206781.2206816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:20:54Z","timestamp":1750238454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2206781.2206816"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5,3]]},"references-count":23,"alternative-id":["10.1145\/2206781.2206816","10.1145\/2206781"],"URL":"https:\/\/doi.org\/10.1145\/2206781.2206816","relation":{},"subject":[],"published":{"date-parts":[[2012,5,3]]},"assertion":[{"value":"2012-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}