{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:26:52Z","timestamp":1766136412683,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488762","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Towards variation-aware system-level power estimation of DRAMs"],"prefix":"10.1145","author":[{"given":"Karthik","family":"Chandrasekar","sequence":"first","affiliation":[{"name":"TU Delft, The Netherlands"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[{"name":"Polytechnic Institute of Porto, Portugal"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"TU Kaiserslautern, Germany"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[{"name":"TU Eindhoven, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/1874620.1874924"},{"key":"e_1_3_2_1_2_1","volume-title":"Energy Efficiency for Information Technology: How to Reduce Power Consumption in Servers and Data Centers","author":"Minas L.","year":"2009","unstructured":"L. Minas , Energy Efficiency for Information Technology: How to Reduce Power Consumption in Servers and Data Centers , Intel Press , 2009 . L. Minas et al., Energy Efficiency for Information Technology: How to Reduce Power Consumption in Servers and Data Centers, Intel Press, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1065579.1065752"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1146909.1147109"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/775832.775920"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1283780.1283792"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/MICRO.2006.37"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ISSCC","author":"Tschanz J.","year":"2007","unstructured":"J. Tschanz , In Proc. ISSCC 2007 . J. Tschanz et al., Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging, In Proc. ISSCC 2007."},{"unstructured":"JEDEC SST Assn. DDR3 Specification JESD79-3E 2010.  JEDEC SST Assn. DDR3 Specification JESD79-3E 2010.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","volume-title":"X16 DDR3 Datasheet","author":"Micron Tech. Inc.","year":"2010","unstructured":"Micron Tech. Inc. , 2Gb : X4, X8 , X16 DDR3 Datasheet , 2010 . Micron Tech. Inc., 2Gb: X4, X8, X16 DDR3 Datasheet, 2010."},{"unstructured":"Intel Memory 3-sigma Power Analysis Methodology.  Intel Memory 3-sigma Power Analysis Methodology .","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. EPEPS","author":"Ji S. Y.","year":"2010","unstructured":"S. Y. Ji , In Proc. EPEPS 2010 . S. Y. Ji et al., An Empirical Study of Performance and Power Scaling of Low Voltage DDR3, In Proc. EPEPS 2010."},{"issue":"2","key":"e_1_3_2_1_13_1","article-title":"Power Variability in Contemporary DRAMs","volume":"4","author":"Gottscho M.","year":"2012","unstructured":"M. Gottscho , Power Variability in Contemporary DRAMs , IEEE Embd. Sys. Letters , Vol. 4 , No. 2 , 2012 . M. Gottscho et al., Power Variability in Contemporary DRAMs, IEEE Embd. Sys. Letters, Vol. 4, No. 2, 2012.","journal-title":"IEEE Embd. Sys. Letters"},{"key":"e_1_3_2_1_14_1","volume-title":"ISQED","author":"Desai S.","year":"2012","unstructured":"S. Desai DRAM Design Using Block Based Adaptive Body Biasing Algorithm , In ISQED 2012 . S. Desai et al., Process Variation Aware DRAM Design Using Block Based Adaptive Body Biasing Algorithm, In ISQED 2012."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/1840845.1840883"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.5555\/2492708.2492779"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2380445.2380457"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. DATE","author":"Weis C.","year":"2011","unstructured":"C. Weis , In Proc. DATE 2011 . C. Weis et al., Design Space Exploration of 3D-stacked DRAMs, In Proc. DATE 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_3_2_1_22_1","volume-title":"HP Labs","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , CACTI 5.1 , HP Labs , 2008 . S. Thoziyoor et al., CACTI 5.1, HP Labs, 2008."},{"unstructured":"K. Chandrasekar etal DRAMPower: Open-source DRAM power & energy estimation tool www.es.ele.tue.nl\/drampower  K. Chandrasekar et al. DRAMPower: Open-source DRAM power & energy estimation tool www.es.ele.tue.nl\/drampower","key":"e_1_3_2_1_23_1"},{"unstructured":"NGSPICE http:\/\/ngspice.sourceforge.net\/  NGSPICE http:\/\/ngspice.sourceforge.net\/","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","volume-title":"Proc. IEDM","author":"Schloesser T.","year":"2008","unstructured":"T. Schloesser A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond , In Proc. IEDM 2008 . T. Schloesser et al., A 6F2 Buried Wordline DRAM Cell for 40nm and Beyond, In Proc. IEDM 2008."},{"key":"e_1_3_2_1_26_1","volume-title":"Disk","author":"Jacob B.","year":"2008","unstructured":"B. Jacob , Memory Systems: Cache, DRAM , Disk , Morgan Kaufmann Publishers , 2008 . B. Jacob et al., Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers, 2008."},{"unstructured":"BSIM4.6 http:\/\/www-device.eecs.berkeley.edu\/bsim\/  BSIM4.6 http:\/\/www-device.eecs.berkeley.edu\/bsim\/","key":"e_1_3_2_1_27_1"},{"unstructured":"Predictive Technology Model http:\/\/ptm.asu.edu\/  Predictive Technology Model http:\/\/ptm.asu.edu\/","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","volume-title":"Design, Report and Tables","author":"ITRS","year":"2011","unstructured":"ITRS , Design, Report and Tables , 2011 . ITRS, Design, Report and Tables, 2011."},{"key":"e_1_3_2_1_30_1","volume-title":"Modeling & Simulation, Report and Tables","author":"ITRS","year":"2011","unstructured":"ITRS , Modeling & Simulation, Report and Tables , 2011 . ITRS, Modeling & Simulation, Report and Tables, 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1109\/TVLSI.2010.2043694"},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. VLSI-TSA","author":"Lin C.","year":"2008","unstructured":"C. Lin , In Proc. VLSI-TSA 2008 . C. Lin et al., Statistical Compact Modeling of Variations in Nano MOSFETs, In Proc. VLSI-TSA 2008."},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. MICRO","author":"Lee C.","year":"1997","unstructured":"C. Lee : a tool for evaluating and synthesizing multimedia and communications systems , In Proc. MICRO 1997 . C. Lee et al., MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, In Proc. MICRO 1997."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1109\/MDT.2002.1033790"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_35_1","DOI":"10.1109\/HPCA.2009.4798265"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. DATE","author":"Akesson B.","year":"2011","unstructured":"B. Akesson , In Proc. DATE 2011 . B. Akesson et al., Architectures and Modeling of Predictable Memory Controllers for Improved System Integration, In Proc. DATE 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_38_1","DOI":"10.1145\/2228360.2228538"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '13","name":"DAC '13: The 50th Annual Design Automation Conference 2013","location":"Austin Texas"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488762","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488762"}},"subtitle":["an empirical approach"],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":37,"alternative-id":["10.1145\/2463209.2488762","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488762","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}