{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:12Z","timestamp":1750306932319,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,18]],"date-time":"2013-03-18T00:00:00Z","timestamp":1363564800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","award":["SFRH\/BD\/80481\/2011"],"award-info":[{"award-number":["SFRH\/BD\/80481\/2011"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,18]]},"DOI":"10.1145\/2480362.2480647","type":"proceedings-article","created":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T19:47:45Z","timestamp":1367437665000},"page":"1533-1540","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["An FPGA-based multi-core approach for pipelining computing stages"],"prefix":"10.1145","author":[{"given":"Ali","family":"Azarian","sequence":"first","affiliation":[{"name":"Universidade do Porto, Porto, Portugal"}]},{"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[{"name":"Universidade do Porto, Porto, Portugal"}]},{"given":"Stephan","family":"Werner","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology -- KIT, Karlsruhe, Germany"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology -- KIT, Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2013,3,18]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Concurrent programming: principles and practice","author":"Andrews G. R.","year":"1991","unstructured":"G. R. Andrews , Concurrent programming: principles and practice . Benjamin-Cummings Publishing Co., Inc. , 1991 . G. R. Andrews, Concurrent programming: principles and practice. Benjamin-Cummings Publishing Co., Inc., 1991."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0085"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4935-5"},{"issue":"3","key":"e_1_3_2_1_4_1","first-page":"456","article-title":"Producer-consumer communication in distributed shared memory multiprocessors","volume":"87","author":"Byrd G.","year":"1999","unstructured":"G. Byrd and M. Flynn , \" Producer-consumer communication in distributed shared memory multiprocessors ,\" Distributed Shared Memory Multiprocessors, Proceedings of the IEEE , vol. 87 , no. 3 , pp. 456 -- 466 , 1999 . G. Byrd and M. Flynn, \"Producer-consumer communication in distributed shared memory multiprocessors,\" Distributed Shared Memory Multiprocessors, Proceedings of the IEEE, vol. 87, no. 3, pp. 456--466, 1999.","journal-title":"Distributed Shared Memory Multiprocessors, Proceedings of the IEEE"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.6"},{"key":"e_1_3_2_1_6_1","first-page":"77","volume-title":"FCCM '02","author":"Ziegler H.","year":"2002","unstructured":"H. Ziegler , B. So , M. Hall , and P. C. Diniz , \" Coarse-Grain Pipelining on Multiple FPGA Architectures,\" in Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines, ser . FCCM '02 , 2002 , p. 77 . H. Ziegler, B. So, M. Hall, and P. C. Diniz, \"Coarse-Grain Pipelining on Multiple FPGA Architectures,\" in Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines, ser. FCCM '02, 2002, p. 77."},{"key":"e_1_3_2_1_7_1","first-page":"8","volume-title":"Int. Workshop on Compilers for Parallel Computers (CPC'03)","author":"Turjan A.","year":"2003","unstructured":"A. Turjan , B. Kienhuis , and E. Deprettere , \" A technique to determine inter-process communication in the polyhedral model,\" in Proc . Int. Workshop on Compilers for Parallel Computers (CPC'03) , 2003 , pp. 8 -- 10 . A. Turjan, B. Kienhuis, and E. Deprettere, \"A technique to determine inter-process communication in the polyhedral model,\" in Proc. Int. Workshop on Compilers for Parallel Computers (CPC'03), 2003, pp. 8--10."},{"key":"e_1_3_2_1_8_1","first-page":"17","volume-title":"Architectures and Processor","author":"Turjan A.","year":"2002","unstructured":"A. Turjan , B. Kienhuis , and E. Deprettere , \" A compile time based approach for solving out-of-order communication in kahn process networks,\" in Proceedings of IEEE 13th International Conference on Application specific Systems , Architectures and Processor , 2002 , pp. 17 -- 28 . A. Turjan, B. Kienhuis, and E. Deprettere, \"A compile time based approach for solving out-of-order communication in kahn process networks,\" in Proceedings of IEEE 13th International Conference on Application specific Systems, Architectures and Processor, 2002, pp. 17--28."},{"key":"e_1_3_2_1_9_1","first-page":"471","article-title":"The Semantics of a Simple Language for Parallel Programming","author":"Kahn G.","year":"1974","unstructured":"G. Kahn , \" The Semantics of a Simple Language for Parallel Programming ,\" in Proceedings of the IFIP Congress , 1974 , pp. 471 -- 475 . G. Kahn, \"The Semantics of a Simple Language for Parallel Programming,\" in Proceedings of the IFIP Congress, 1974, pp. 471--475.","journal-title":"Proceedings of the IFIP Congress"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124715"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.932535"},{"key":"e_1_3_2_1_12_1","unstructured":"Xilinx Inc. MicroBlaze Processor Reference Guide v12.3 2010.  Xilinx Inc. MicroBlaze Processor Reference Guide v12.3 2010."},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx Inc. LogiCORE IP Fast Simplex Link (FSL) V20 Bus v2.11c April 2011.  Xilinx Inc. LogiCORE IP Fast Simplex Link (FSL) V20 Bus v2.11c April 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775986"},{"key":"e_1_3_2_1_15_1","first-page":"39","volume-title":"1986, ch. A pipelined, shared resource MIMD computer","author":"Smith B.","unstructured":"B. Smith , \"Advanced computer architecture,\" D. P. Agrawal , Ed., 1986, ch. A pipelined, shared resource MIMD computer , pp. 39 -- 41 . B. Smith, \"Advanced computer architecture,\" D. P. Agrawal, Ed., 1986, ch. A pipelined, shared resource MIMD computer, pp. 39--41."}],"event":{"name":"SAC '13: SAC '13","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"],"location":"Coimbra Portugal","acronym":"SAC '13"},"container-title":["Proceedings of the 28th Annual ACM Symposium on Applied Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2480362.2480647","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2480362.2480647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:38Z","timestamp":1750235738000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2480362.2480647"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,18]]},"references-count":15,"alternative-id":["10.1145\/2480362.2480647","10.1145\/2480362"],"URL":"https:\/\/doi.org\/10.1145\/2480362.2480647","relation":{},"subject":[],"published":{"date-parts":[[2013,3,18]]},"assertion":[{"value":"2013-03-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}