{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:33:08Z","timestamp":1761895988064,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2014,11,18]],"date-time":"2014-11-18T00:00:00Z","timestamp":1416268800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2014,11,18]]},"abstract":"<jats:p>\n            This article addresses the problem of minimizing the implementation cost of the time-multiplexed constant multiplication (TMCM) operation that realizes the multiplication of an input variable by a single constant selected from a set of multiple constants at a time. It presents an efficient algorithm, called\n            <jats:sc>orpheus<\/jats:sc>\n            , that finds a multiplierless TMCM design by sharing logic operators, namely adders, subtractors, adders\/subtractors, and multiplexors (MUXes). Moreover, this article introduces folded design architectures for the digital signal processing (DSP) blocks, such as finite impulse response (FIR) filters and linear DSP transforms, and describes how these folded DSP blocks can be efficiently realized using TMCM operations optimized by\n            <jats:sc>orpheus<\/jats:sc>\n            . Experimental results indicate that\n            <jats:sc>orpheus<\/jats:sc>\n            can find better solutions than existing TMCM algorithms, yielding TMCM designs requiring less area. They also show that the folded architectures lead to alternative designs with significantly less area, but incurring an increase in latency and energy consumption, compared to the parallel architecture.\n          <\/jats:p>","DOI":"10.1145\/2663343","type":"journal-article","created":{"date-parts":[[2014,11,24]],"date-time":"2014-11-24T15:29:41Z","timestamp":1416842981000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Multiplierless Design of Folded DSP Blocks"],"prefix":"10.1145","volume":"20","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[{"name":"INESC-ID, Lisboa, Portugal"}]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[{"name":"INESC-ID\/Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal"}]},{"given":"Jose","family":"Monteiro","sequence":"additional","affiliation":[{"name":"INESC-ID\/Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2014,11,18]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"L. Aksoy E. Costa P. Flores and J. Monteiro. 2012. Multiplierless design of linear dsp transforms. In VLSI-SoC: Advanced Research for Systems on Chip S. Mir C.-Y. Tsui R. Reis and O. Choy Eds. Springer 73--93.  L. Aksoy E. Costa P. Flores and J. Monteiro. 2012. Multiplierless design of linear dsp transforms. In VLSI-SoC: Advanced Research for Systems on Chip S. Mir C.-Y. Tsui R. Reis and O. Choy Eds. Springer 73--93.","DOI":"10.1007\/978-3-642-32770-4_5"},{"volume-title":"Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'13)","author":"Aksoy L.","key":"e_1_2_1_3_1","unstructured":"L. Aksoy , E. Costa , P. Flores , and J. Monteiro . 2013a. Exploration of tradeoffs in the design of integer cosine transforms for image compression . In Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'13) . 1--4. L. Aksoy, E. Costa, P. Flores, and J. Monteiro. 2013a. Exploration of tradeoffs in the design of integer cosine transforms for image compression. In Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'13). 1--4."},{"volume-title":"Proceedings of the IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13)","author":"Aksoy L.","key":"e_1_2_1_4_1","unstructured":"L. Aksoy , P. Flores , and J. Monteiro . 2013b. Towards the least complex time-multiplexed constant multiplication . In Proceedings of the IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13) . 328--331. L. Aksoy, P. Flores, and J. Monteiro. 2013b. Towards the least complex time-multiplexed constant multiplication. In Proceedings of the IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13). 328--331."},{"volume-title":"Proceedings of the Design, Automation, and Test in Europe Conference (DATE'14)","author":"Aksoy L.","key":"e_1_2_1_5_1","unstructured":"L. Aksoy , P. Flores , and J. Monteiro . 2014. Optimization of design complexity in time-multiplexed constant multiplications . In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'14) . 1--4. L. Aksoy, P. Flores, and J. Monteiro. 2014. Optimization of design complexity in time-multiplexed constant multiplications. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'14). 1--4."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"volume-title":"Proceedings of the Design, Automation, and Test in Europe Conference (DATE'07)","author":"Banerjee N.","key":"e_1_2_1_7_1","unstructured":"N. Banerjee , G. Karakonstantis , and K. Roy . 2007. Process variation tolerant low power DCT architecture . In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'07) . 630--635. N. Banerjee, G. Karakonstantis, and K. Roy. 2007. Process variation tolerant low power DCT architecture. In Proceedings of the Design, Automation, and Test in Europe Conference (DATE'07). 630--635."},{"key":"e_1_2_1_8_1","unstructured":"P. Barth. 1995. A davis-putnam based enumeration algorithm for linear pseudo-boolean optimization. https:\/\/www.princeton.edu\/~chaff\/papers\/barth95davisputnam.pdf.  P. Barth. 1995. A davis-putnam based enumeration algorithm for linear pseudo-boolean optimization. https:\/\/www.princeton.edu\/~chaff\/papers\/barth95davisputnam.pdf."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380160704"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838542"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.168"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-i-2.1989.0039"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030446"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"},{"key":"e_1_2_1_15_1","unstructured":"K.-M. Cheung F. Pollara and M. Shahshahani. 1991. Integer cosine transform for image compression. http:\/\/ntrs.nasa.gov\/archive\/nasa\/casi.ntrs.nasa.gov\/19940025116.pdf.  K.-M. Cheung F. Pollara and M. Shahshahani. 1991. Integer cosine transform for image compression. http:\/\/ntrs.nasa.gov\/archive\/nasa\/casi.ntrs.nasa.gov\/19940025116.pdf."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'03)","author":"Demirsoy S.","key":"e_1_2_1_16_1","unstructured":"S. Demirsoy , R. Beck , A. Dempster , and I. Kale . 2003. Reconfigurable implementation of recursive DCT kernels for reduced quantization noise . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'03) . 289--292. S. Demirsoy, R. Beck, A. Dempster, and I. Kale. 2003. Reconfigurable implementation of recursive DCT kernels for reduced quantization noise. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'03). 289--292."},{"volume-title":"Proceedings of the Asilomar Conference on Signals, Systems and Computers (ACSSC'04)","author":"Demirsoy S.","key":"e_1_2_1_17_1","unstructured":"S. Demirsoy , A. Dempster , and I. Kale . 2004. Efficient implementation of digital filters using novel reconfigurable multiplier blocks . In Proceedings of the Asilomar Conference on Signals, Systems and Computers (ACSSC'04) . 461--464. S. Demirsoy, A. Dempster, and I. Kale. 2004. Efficient implementation of digital filters using novel reconfigurable multiplier blocks. In Proceedings of the Asilomar Conference on Signals, Systems and Computers (ACSSC'04). 461--464."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-007-9005-8"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","DOI":"10.1109\/82.466647","article-title":"Use of minimum-adder multiplier blocks in FIR digital filters","author":"Dempster A.","year":"1995","unstructured":"A. Dempster and M. Macleod . 1995 . Use of minimum-adder multiplier blocks in FIR digital filters . IEEE Trans. Circ. Syst. II 42, 9, 569--577. A. Dempster and M. Macleod. 1995. Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Trans. Circ. Syst. II 42, 9, 569--577.","journal-title":"IEEE Trans. Circ. Syst."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'04)","author":"Dempster A.","key":"e_1_2_1_20_1","unstructured":"A. Dempster and M. Macleod . 2004. Digital filter design using subexpression elimination and all signed-digit representations . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'04) . 169--172. A. Dempster and M. Macleod. 2004. Digital filter design using subexpression elimination and all signed-digit representations. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'04). 169--172."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/11922162_14"},{"key":"e_1_2_1_22_1","doi-asserted-by":"crossref","unstructured":"M. Ercegovac and T. Lang. 2003. Digital Arithmetic. Morgan Kaufmann San Fransisco.  M. Ercegovac and T. Lang. 2003. Digital Arithmetic. Morgan Kaufmann San Fransisco.","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'02)","author":"Gustafsson O.","key":"e_1_2_1_23_1","unstructured":"O. Gustafsson , A. Dempster , and L. Wanhammar . 2002. Extended results for minimum-adder constant integer multipliers . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'02) . 73--76. O. Gustafsson, A. Dempster, and L. Wanhammar. 2002. Extended results for minimum-adder constant integer multipliers. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'02). 73--76."},{"key":"e_1_2_1_24_1","doi-asserted-by":"crossref","DOI":"10.1109\/82.539000","article-title":"Subexpression sharing in filters using canonic signed digit multipliers","author":"Hartley R.","year":"1996","unstructured":"R. Hartley . 1996 . Subexpression sharing in filters using canonic signed digit multipliers . IEEE Trans. Circ. Syst. II 43, 10, 677--688. R. Hartley. 1996. Subexpression sharing in filters using canonic signed digit multipliers. IEEE Trans. Circ. Syst. II 43, 10, 677--688.","journal-title":"IEEE Trans. Circ. Syst."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08)","author":"Ho Y.-H.","key":"e_1_2_1_25_1","unstructured":"Y.-H. Ho , C.-U. Lei , H.-K. Kwan , and N. Wong . 2008. Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08) . 119--124. Y.-H. Ho, C.-U. Lei, H.-K. Kwan, and N. Wong. 2008. Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08). 119--124."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1987.1165060"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11)","author":"Johansson K.","key":"e_1_2_1_27_1","unstructured":"K. Johansson , O. Gustafsson , L. Debrunner , and L. Wanhammar . 2011. Minimum adder depth multiple constant multiplication algorithm for low power fir filters . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11) . 1439--1442. K. Johansson, O. Gustafsson, L. Debrunner, and L. Wanhammar. 2011. Minimum adder depth multiple constant multiplication algorithm for low power fir filters. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11). 1439--1442."},{"volume-title":"Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'05)","author":"Johansson K.","key":"e_1_2_1_28_1","unstructured":"K. Johansson , O. Gustafsson , and L. Wanhammar . 2005. A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity . In Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'05) . 465--468. K. Johansson, O. Gustafsson, and L. Wanhammar. 2005. A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity. In Proceedings of the IEEE European Conference on Circuit Theory and Design (ECCTD'05). 465--468."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.959867"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD'10)","author":"Karkala V.","key":"e_1_2_1_30_1","unstructured":"V. Karkala , J. Wanstrath , T. Lacour , and S. P. Khatri . 2010. Efficient arithmetic sum-of-product (SOP) based multiple constant multiplication for fft . In Proceedings of the International Conference on Computer-Aided Design (ICCAD'10) . 735--738. V. Karkala, J. Wanstrath, T. Lacour, and S. P. Khatri. 2010. Efficient arithmetic sum-of-product (SOP) based multiple constant multiplication for fft. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'10). 735--738."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272072"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.863621"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02406474"},{"volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi K.","key":"e_1_2_1_34_1","unstructured":"K. Parhi . 1999. VLSI Digital Signal Processing Systems: Design and Implementation . John Wiley and Sons . K. Parhi. 1999. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley and Sons."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378564"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'09)","author":"Qureshi F.","key":"e_1_2_1_36_1","unstructured":"F. Qureshi and O. Gustafsson . 2009. Low-complexity reconfigurable complex constant multiplication for FFTs . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'09) . 24--27. F. Qureshi and O. Gustafsson. 2009. Low-complexity reconfigurable complex constant multiplication for FFTs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'09). 24--27."},{"volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'04)","author":"Sidahao N.","key":"e_1_2_1_37_1","unstructured":"N. Sidahao , G. Constantinides , and P. Cheung . 2004. Multiple restricted multiplication . In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'04) . 374--383. N. Sidahao, G. Constantinides, and P. Cheung. 2004. Multiple restricted multiplication. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL'04). 374--383."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05)","author":"Sidahao N.","key":"e_1_2_1_38_1","unstructured":"N. Sidahao , G. Constantinides , and P. Cheung . 2005. A heuristic approach for multiple restricted multiplication . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05) . 692--695. N. Sidahao, G. Constantinides, and P. Cheung. 2005. A heuristic approach for multiple restricted multiplication. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). 692--695."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837424"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893549"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833399"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"volume-title":"DSP Integrated Circuits","author":"Wanhammar L.","key":"e_1_2_1_43_1","unstructured":"L. Wanhammar . 1999. DSP Integrated Circuits . Academic Press . L. Wanhammar. 1999. DSP Integrated Circuits. Academic Press."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2663343","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2663343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:12:47Z","timestamp":1750227167000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2663343"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11,18]]},"references-count":43,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,11,18]]}},"alternative-id":["10.1145\/2663343"],"URL":"https:\/\/doi.org\/10.1145\/2663343","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2014,11,18]]},"assertion":[{"value":"2014-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-11-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}