{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T19:16:13Z","timestamp":1773342973376,"version":"3.50.1"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2016,1,12]],"date-time":"2016-01-12T00:00:00Z","timestamp":1452556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"FCT","award":["UID\/CEC\/50021\/2013"],"award-info":[{"award-number":["UID\/CEC\/50021\/2013"]}]},{"name":"ARTEMIS","award":["621429"],"award-info":[{"award-number":["621429"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2016,2,3]]},"abstract":"<jats:p>The dynamic partial reconfiguration functionality of FPGAs can be attacked, particularly when the FPGA is remotely located or the configuration bitstreams are sent through insecure networks. The existing FPGA technologies provide some built-in security mechanisms; however, these are often inadequate. The existing solutions still impose a significant impact on the reconfiguration process and on the available resources.<\/jats:p>\n          <jats:p>This article proposes a solution to improve the security of dynamic partial reconfiguration of FPGAs, without significantly affecting the reconfiguration performance. The proposed solution changes the encryption key of the remotely received bitstream by a randomly generated key, unique for each configuration, when storing them in the external unsecured memory. The native frame-wise error detection mechanism combined with an additional CBC-MAC authentication mechanism, allows for an improved countermeasure against replay attack and wrongful bitstream usage. The proposed solution introduces an overhead of 1% of the available resources on the target FPGA and provides the lowest impact on the reconfiguration process when compared to the state of the art, achieving a reconfiguration throughput of 2.5Gbps. Regarding the built-in security mechanism provided by the Xilinx FPGAs, the solution herein proposed provides better security and improves the reconfiguration performance by more than 3 times.<\/jats:p>","DOI":"10.1145\/2816822","type":"journal-article","created":{"date-parts":[[2016,1,12]],"date-time":"2016-01-12T13:18:52Z","timestamp":1452604732000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Compact and On-the-Fly Secure Dynamic Reconfiguration for Volatile FPGAs"],"prefix":"10.1145","volume":"9","author":[{"given":"Hirak","family":"Kashyap","sequence":"first","affiliation":[{"name":"INESC-ID, IST, Universidade de Lisboa, Lisbon, Portugal"}]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[{"name":"INESC-ID, IST, Universidade de Lisboa, Lisbon, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2016,1,12]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS\u201913)","author":"Abdellatif Karim M.","unstructured":"Karim M. Abdellatif , R. Chotin-Avot , and H. Mehrez . 2013. Protecting FPGA bitstreams using authenticated encryption . In Proceedings of the 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS\u201913) . IEEE, 1--4. Karim M. Abdellatif, R. Chotin-Avot, and H. Mehrez. 2013. Protecting FPGA bitstreams using authenticated encryption. In Proceedings of the 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS\u201913). IEEE, 1--4."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629951"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981501"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.7"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629910"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1898953.1899137"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339241"},{"key":"e_1_2_1_8_1","volume-title":"Volatile FPGA design security\u2014a survey","author":"Drimer Saar","year":"2008","unstructured":"Saar Drimer . 2008. Volatile FPGA design security\u2014a survey . IEEE Computer Society Annual Volume (April 2008 ), 292--297. Saar Drimer. 2008. Volatile FPGA design security\u2014a survey. IEEE Computer Society Annual Volume (April 2008), 292--297."},{"key":"e_1_2_1_9_1","volume-title":"Security for volatile FPGAs. Rapport Technique UCAM-CLTR-763","author":"Drimer Saar","year":"2009","unstructured":"Saar Drimer . 2009. Security for volatile FPGAs. Rapport Technique UCAM-CLTR-763 , University of Cambridge , Computer Laboratory ( November 2009 ). Saar Drimer. 2009. Security for volatile FPGAs. Rapport Technique UCAM-CLTR-763, University of Cambridge, Computer Laboratory (November 2009)."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_8"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.65"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416790"},{"key":"e_1_2_1_13_1","volume-title":"Concepts and vulnerability. Wi-Fi Planet 20 (June","author":"Geier Jim","year":"2002","unstructured":"Jim Geier . 2002. 802.11 WEP : Concepts and vulnerability. Wi-Fi Planet 20 (June 2002 ). Jim Geier. 2002. 802.11 WEP: Concepts and vulnerability. Wi-Fi Planet 20 (June 2002)."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403505"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439246"},{"key":"e_1_2_1_16_1","volume-title":"Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Morgan Kaufmann.","author":"Hauck Scott","year":"2010","unstructured":"Scott Hauck and Andre DeHon . 2010 . Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Morgan Kaufmann. Scott Hauck and Andre DeHon. 2010. Reconfigurable Computing: The Theory and Practice of FPGA-based Computation. Morgan Kaufmann."},{"key":"e_1_2_1_17_1","first-page":"11","article-title":"Bitstream protection in dynamic partial reconfiguration systems using authenticated encryption","volume":"96","author":"Hori Yohei","year":"2013","unstructured":"Yohei Hori , Toshihiro Katashita , Hirofumi Sakane , Toda Kenji , and Akashi Satoh . 2013 . Bitstream protection in dynamic partial reconfiguration systems using authenticated encryption . IEICE Transactions on Information and Systems 96 , 11 (November 2013), 2333--2343. Yohei Hori, Toshihiro Katashita, Hirofumi Sakane, Toda Kenji, and Akashi Satoh. 2013. Bitstream protection in dynamic partial reconfiguration systems using authenticated encryption. IEICE Transactions on Information and Systems 96, 11 (November 2013), 2333--2343.","journal-title":"IEICE Transactions on Information and Systems"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of Engineering of Reconfigurable Systems and Algorithms (ERSA\u201912)","author":"Hori Yohei","year":"2012","unstructured":"Yohei Hori , Toshihiro Katashita , and Akashi Satoh . 2012 . Tackling the security issues of FPGA partial reconfiguration with physical unclonable functions . In Proceedings of Engineering of Reconfigurable Systems and Algorithms (ERSA\u201912) . 79--90. Yohei Hori, Toshihiro Katashita, and Akashi Satoh. 2012. Tackling the security issues of FPGA partial reconfiguration with physical unclonable functions. In Proceedings of Engineering of Reconfigurable Systems and Algorithms (ERSA\u201912). 79--90."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927477"},{"key":"e_1_2_1_20_1","volume-title":"Field-Programmable Logic and Applications","author":"Kean Tom","unstructured":"Tom Kean . 2001. Secure configuration of field programmable gate arrays . In Field-Programmable Logic and Applications . Springer , 142--151. Tom Kean. 2001. Secure configuration of field programmable gate arrays. In Field-Programmable Logic and Applications. Springer, 142--151."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJCCBS.2010.031707"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2169667"},{"key":"e_1_2_1_23_1","volume-title":"Proceedings 2005 IEEE International Conference on Field-Programmable Technology. IEEE, 335--336","author":"Milind","unstructured":"Milind M. Parelkar and Kris Gaj. 2005. Implementation of EAX mode of operation for FPGA bitstream encryption and authentication . In Proceedings 2005 IEEE International Conference on Field-Programmable Technology. IEEE, 335--336 . Milind M. Parelkar and Kris Gaj. 2005. Implementation of EAX mode of operation for FPGA bitstream encryption and authentication. In Proceedings 2005 IEEE International Conference on Field-Programmable Technology. IEEE, 335--336."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629462"},{"key":"e_1_2_1_25_1","volume-title":"Moore","author":"Trimberger Stephen M.","year":"2014","unstructured":"Stephen M. Trimberger and Jason J . Moore . 2014 . FPGA security: Motivations, features, and applications. In Proceedings of the IEEE, Vol. 102 . IEEE , 1248--1265. Stephen M. Trimberger and Jason J. Moore. 2014. FPGA security: Motivations, features, and applications. In Proceedings of the IEEE, Vol. 102. IEEE, 1248--1265."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0088-4"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732330"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629423"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.17"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015047.1015052"},{"key":"e_1_2_1_31_1","volume-title":"Partial Reconfiguration User Guide - UG702. (July","year":"2012","unstructured":"Xilinx. 2012. Partial Reconfiguration User Guide - UG702. (July 2012 ). Xilinx. 2012. Partial Reconfiguration User Guide - UG702. (July 2012)."},{"key":"e_1_2_1_32_1","volume-title":"7 Series FPGAs Configuration User Guide - UG470. (October","year":"2013","unstructured":"Xilinx. 2013. 7 Series FPGAs Configuration User Guide - UG470. (October 2013 ). Xilinx. 2013. 7 Series FPGAs Configuration User Guide - UG470. (October 2013)."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568540"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699833"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2816822","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2816822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:19Z","timestamp":1750225699000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2816822"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1,12]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,2,3]]}},"alternative-id":["10.1145\/2816822"],"URL":"https:\/\/doi.org\/10.1145\/2816822","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,1,12]]},"assertion":[{"value":"2015-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-01-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}