{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:09:23Z","timestamp":1750306163687,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2016,7,11]],"date-time":"2016-07-11T00:00:00Z","timestamp":1468195200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2016,7,11]]},"DOI":"10.1145\/2935764.2935770","type":"proceedings-article","created":{"date-parts":[[2016,7,8]],"date-time":"2016-07-08T15:03:00Z","timestamp":1467990180000},"page":"99-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["RUBIC"],"prefix":"10.1145","author":[{"given":"Amin","family":"Mohtasham","sequence":"first","affiliation":[{"name":"INESC-ID Lisboa\/ Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal"}]},{"given":"Jo\u00e3o","family":"Barreto","sequence":"additional","affiliation":[{"name":"INESC-ID Lisboa\/ Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2016,7,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541960"},{"key":"e_1_3_2_1_2_1","volume-title":"Transactional memory support for C+","author":"Luchangco V.","year":"2014","unstructured":"V. Luchangco , M. Wong , H. Boehm , , \" Transactional memory support for C+ ,\" 2014 . V. Luchangco, M. Wong, H. Boehm, et al., \"Transactional memory support for C+,\" 2014."},{"key":"e_1_3_2_1_3_1","volume-title":"STAMP: Stanford transactional applications for multi-processing,\" IISWC'08","author":"Minh C. C.","year":"2008","unstructured":"C. C. Minh , J. Chung , C. Kozyrakis , and K. Olukotun , \" STAMP: Stanford transactional applications for multi-processing,\" IISWC'08 , 2008 . C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun, \"STAMP: Stanford transactional applications for multi-processing,\" IISWC'08, 2008."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.99"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592807"},{"key":"e_1_3_2_1_6_1","volume-title":"Design principles for end-to-end multicore schedulers,\" HotPar'10","author":"Peter S.","year":"2010","unstructured":"S. Peter , A. Sch\u00fcpbach , P. Barham , , \" Design principles for end-to-end multicore schedulers,\" HotPar'10 , USENIX Association , 2010 . S. Peter, A. Sch\u00fcpbach, P. Barham, et al., \"Design principles for end-to-end multicore schedulers,\" HotPar'10, USENIX Association, 2010."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40148-0_17"},{"key":"e_1_3_2_1_8_1","author":"Ansari M.","year":"2011","unstructured":"M. Ansari , M. Luj\u00e1n , C. Kotselidis , Transactions on High-Performance Embedded Architectures and Compilers III , Springer, 2011 . M. Ansari, M. Luj\u00e1n, C. Kotselidis, et al., \"Robust adaptation to available parallelism in transactional memory applications,\" in Transactions on High-Performance Embedded Architectures and Compilers III, Springer, 2011.","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers"},{"key":"e_1_3_2_1_9_1","volume-title":"ACTA Press.","author":"Chan K.","year":"2011","unstructured":"K. Chan , K. T. Lam , and C.-L. Wang , \"Adaptive thread scheduling techniques for improving scalability of software transactional memory,\" PDCN'11 , ACTA Press. , 2011 . K. Chan, K. T. Lam, and C.-L. Wang, \"Adaptive thread scheduling techniques for improving scalability of software transactional memory,\" PDCN'11, ACTA Press., 2011."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1007\/BFb0022283","volume-title":"Toward convergence in job schedulers for parallel supercomputers,\" in Job Scheduling Strategies for Parallel Processing","author":"Feitelson D.","year":"1996","unstructured":"D. Feitelson and L. Rudolph , \" Toward convergence in job schedulers for parallel supercomputers,\" in Job Scheduling Strategies for Parallel Processing , Springer Berlin Heidelberg , 1996 . D. Feitelson and L. Rudolph, \"Toward convergence in job schedulers for parallel supercomputers,\" in Job Scheduling Strategies for Parallel Processing, Springer Berlin Heidelberg, 1996."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273029"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693465"},{"key":"e_1_3_2_1_13_1","volume-title":"Journal of the Econometric Society","author":"Nash J. F.","year":"1950","unstructured":"J. F. Nash Jr , \"The bargaining problem,\" Econometrica : Journal of the Econometric Society , 1950 . J. F. Nash Jr, \"The bargaining problem,\" Econometrica: Journal of the Econometric Society, 1950."},{"key":"e_1_3_2_1_14_1","author":"Kelly F. P.","year":"1998","unstructured":"F. P. Kelly , A. K. Maulloo , and D. K. Tan , \"Rate control for communication networks: shadow prices, proportional fairness and stability,\" Journal of the Operational Research society , 1998 . F. P. Kelly, A. K. Maulloo, and D. K. Tan, \"Rate control for communication networks: shadow prices, proportional fairness and stability,\" Journal of the Operational Research society, 1998.","journal-title":"\"Rate control for communication networks: shadow prices, proportional fairness and stability,\" Journal of the Operational Research society"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(89)90019-6"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400097.1400105"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540737"},{"key":"e_1_3_2_1_18_1","volume-title":"Lowering the overhead of nonblocking software transactional memory,\" TRANSACT'06","author":"Marathe V. J.","year":"2006","unstructured":"V. J. Marathe , M. F. Spear , C. Heriot , A. Acharya , D. Eisenstat , W. N. Scherer III, and M. L. Scott , \" Lowering the overhead of nonblocking software transactional memory,\" TRANSACT'06 , 2006 . V. J. Marathe, M. F. Spear, C. Heriot, A. Acharya, D. Eisenstat, W. N. Scherer III, and M. L. Scott, \"Lowering the overhead of nonblocking software transactional memory,\" TRANSACT'06, 2006."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542494"},{"key":"e_1_3_2_1_20_1","volume-title":"Adaptive load control in transaction processing systems,\" VLDB'91","author":"Heiss H.","year":"1991","unstructured":"H. Heiss and R. Wagner , \" Adaptive load control in transaction processing systems,\" VLDB'91 , Morgan Kaufmann Publishers Inc ., 1991 . H. Heiss and R. Wagner, \"Adaptive load control in transaction processing systems,\" VLDB'91, Morgan Kaufmann Publishers Inc., 1991."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755609"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114208"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073863"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2015.81"},{"key":"e_1_3_2_1_27_1","volume-title":"Algorithms, Tools, and Applications","author":"Rughetti D.","year":"2015","unstructured":"D. Rughetti , P. Di Sanzo , A. Pellegrini , B. Ciciani , and F. Quaglia , \" Tuning the level of concurrency in software transactional memory: An overview of recent analytical, machine learning and mixed approaches,\" in Transactional Memory. Foundations , Algorithms, Tools, and Applications , Springer , 2015 . D. Rughetti, P. Di Sanzo, A. Pellegrini, B. Ciciani, and F. Quaglia, \"Tuning the level of concurrency in software transactional memory: An overview of recent analytical, machine learning and mixed approaches,\" in Transactional Memory. Foundations, Algorithms, Tools, and Applications, Springer, 2015."},{"key":"e_1_3_2_1_28_1","volume-title":"Automatic tuning of the parallelism degree in hardware transactional memory,\" EuroPar'14","author":"Rughetti D.","year":"2014","unstructured":"D. Rughetti , P. Romano , F. Quaglia , and B. Ciciani , \" Automatic tuning of the parallelism degree in hardware transactional memory,\" EuroPar'14 , Springer , 2014 . D. Rughetti, P. Romano, F. Quaglia, and B. Ciciani, \"Automatic tuning of the parallelism degree in hardware transactional memory,\" EuroPar'14, Springer, 2014."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122988"},{"key":"e_1_3_2_1_30_1","volume-title":"Modern operating systems","author":"Tanenbaum A. S.","year":"2014","unstructured":"A. S. Tanenbaum and H. Bos , Modern operating systems . Prentice Hall Press , 2014 . A. S. Tanenbaum and H. Bos, Modern operating systems. Prentice Hall Press, 2014."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2379776.2379780"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755930"}],"event":{"name":"SPAA '16: 28th ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Pacific Grove California USA","acronym":"SPAA '16"},"container-title":["Proceedings of the 28th ACM Symposium on Parallelism in Algorithms and Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2935764.2935770","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2935764.2935770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:39:56Z","timestamp":1750217996000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2935764.2935770"}},"subtitle":["Online Parallelism Tuning for Co-located Transactional Memory Applications"],"short-title":[],"issued":{"date-parts":[[2016,7,11]]},"references-count":32,"alternative-id":["10.1145\/2935764.2935770","10.1145\/2935764"],"URL":"https:\/\/doi.org\/10.1145\/2935764.2935770","relation":{},"subject":[],"published":{"date-parts":[[2016,7,11]]},"assertion":[{"value":"2016-07-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}