{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:10:30Z","timestamp":1750306230159,"version":"3.41.0"},"reference-count":77,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:00:00Z","timestamp":1490140800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2017,6,30]]},"abstract":"<jats:p>A summary of contributions made by significant papers from the first 25 years of the Field-Programmable Logic and Applications conference (FPL) is presented. The 27 papers chosen represent those which have most strongly influenced theory and practice in the field.<\/jats:p>","DOI":"10.1145\/2996468","type":"journal-article","created":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:19:44Z","timestamp":1490285984000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["The First 25 Years of the FPL Conference"],"prefix":"10.1145","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3923-3499","authenticated-orcid":false,"given":"Philip H. W.","family":"Leong","sequence":"first","affiliation":[{"name":"The University of Sydney, Australia"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Keio University, Japan"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Netherlands"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[{"name":"Universidade do Porto, Portugal"}]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[{"name":"UNSW Australia, Australia"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[{"name":"University of South Brittany, France"}]},{"given":"Mike","family":"Hutton","sequence":"additional","affiliation":[{"name":"Altera Corp, San Jose"}]},{"given":"Junkyu","family":"Lee","sequence":"additional","affiliation":[{"name":"The University of Sydney, Australia"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London, UK"}]},{"given":"Patrick","family":"Lysaght","sequence":"additional","affiliation":[{"name":"Xilinx Research Labs, San Jose"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[{"name":"University of Paderborn, Germany"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California, USA"}]},{"given":"Tero","family":"Rissa","sequence":"additional","affiliation":[{"name":"Nokia Corporation, Finland"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Italy"}]},{"given":"Hayden Kwok-Hay","family":"So","sequence":"additional","affiliation":[{"name":"University of Hong Kong, Hong Kong"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]}],"member":"320","published-online":{"date-parts":[[2017,3,22]]},"reference":[{"volume-title":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913)","author":"Abdelfattah M. S.","key":"e_1_2_1_1_1","unstructured":"M. S. Abdelfattah and V. Betz . 2013. The power of communication: Energy-efficient NoCs for FPGAs . In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913) . IEEE, 1--8. M. S. Abdelfattah and V. Betz. 2013. The power of communication: Energy-efficient NoCs for FPGAs. In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913). IEEE, 1--8."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689074"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272532"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"e_1_2_1_11_1","volume-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose . 1997 . VPR: A new packing, placement and routing tool for FPGA research . In Field-Programmable Logic and Applications, W. Luk, P. Y. K. Cheung, and M. Glesner (Eds.). Lecture Notes in Computer Science, Vol. 1304 . Springer , Berlin, 213--222. V. Betz and J. Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications, W. Luk, P. Y. K. Cheung, and M. Glesner (Eds.). Lecture Notes in Computer Science, Vol. 1304. Springer, Berlin, 213--222."},{"volume-title":"2015 International Conference on Field-Programmable Technology (FPT\u201915)","author":"Bitar A.","key":"e_1_2_1_12_1","unstructured":"A. Bitar , M. Abdelfattah , and V. Betz . 2015. Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA . In 2015 International Conference on Field-Programmable Technology (FPT\u201915) . A. Bitar, M. Abdelfattah, and V. Betz. 2015. Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA. In 2015 International Conference on Field-Programmable Technology (FPT\u201915)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2658260.2658272"},{"volume-title":"Proceedings of the International Field Programmable Logic and Applications Conference. 153--158","author":"Bobda C.","key":"e_1_2_1_14_1","unstructured":"C. Bobda , A. Ahmadinia , M. Majer , J. Teich , S. Fekete , and J. Veen . 2005. Dynoc: A dynamic infrastructure for communication in dynamically reconfugurable devices . In Proceedings of the International Field Programmable Logic and Applications Conference. 153--158 . C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. Veen. 2005. Dynoc: A dynamic infrastructure for communication in dynamically reconfugurable devices. In Proceedings of the International Field Programmable Logic and Applications Conference. 153--158."},{"key":"e_1_2_1_15_1","series-title":"Lecture Notes in Computer Science","volume-title":"A virtual hardware operating system for the Xilinx XC6200","author":"Brebner G.","unstructured":"G. Brebner . 1996. A virtual hardware operating system for the Xilinx XC6200 . In Field-Programmable Logic Smart Applications, New Paradigms and Compilers, R.W. Hartenstein and M. Glesner (Eds.). Lecture Notes in Computer Science , Vol. 1142 . Springer , Berlin , 327--336. G. Brebner. 1996. A virtual hardware operating system for the Xilinx XC6200. In Field-Programmable Logic Smart Applications, New Paradigms and Compilers, R.W. Hartenstein and M. Glesner (Eds.). Lecture Notes in Computer Science, Vol. 1142. Springer, Berlin, 327--336."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.7"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.14"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739401"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025834"},{"volume-title":"Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201904)","author":"Clark C. R.","key":"e_1_2_1_20_1","unstructured":"C. R. Clark and D. E. Schimmel . 2004b. Scalable pattern matching for high speed networks . In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201904) . IEEE Computer Society, 249--257. http:\/\/dl.acm.org\/citation.cfm?id&equals;1025123.1025834. C. R. Clark and D. E. Schimmel. 2004b. Scalable pattern matching for high speed networks. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201904). IEEE Computer Society, 249--257. http:\/\/dl.acm.org\/citation.cfm?id&equals;1025123.1025834."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1175\/MWR-D-14-00110.1"},{"key":"e_1_2_1_23_1","volume-title":"Lecture Notes in Computer Science","volume":"1142","author":"Ebeling C.","unstructured":"C. Ebeling , D. C. Cronquist , and P. Franklin . 1996. RaPiD reconfigurable pipelined datapath. In Field-Programmable Logic Smart Applications, New Paradigms and Compilers, Reiner Hartenstein and Manfred Glesner (Eds.) . Lecture Notes in Computer Science , Vol. 1142 . Springer, Berlin, 126--135. C. Ebeling, D. C. Cronquist, and P. Franklin. 1996. RaPiD reconfigurable pipelined datapath. In Field-Programmable Logic Smart Applications, New Paradigms and Compilers, Reiner Hartenstein and Manfred Glesner (Eds.). Lecture Notes in Computer Science, Vol. 1142. Springer, Berlin, 126--135."},{"key":"e_1_2_1_24_1","volume-title":"Lecture Notes in Computer Science","volume":"2778","author":"Enzler R.","unstructured":"R. Enzler , C. Plessl , and M. Platzner . 2003. Virtualizing hardware with multi-context reconfigurable arrays. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.) . Lecture Notes in Computer Science , Vol. 2778 . Springer, Berlin, 151--160. R. Enzler, C. Plessl, and M. Platzner. 2003. Virtualizing hardware with multi-context reconfigurable arrays. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 151--160."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968509"},{"volume-title":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913)","author":"Gan L.","key":"e_1_2_1_26_1","unstructured":"L. Gan , H. Fu , W. Luk , C. Yang , W. Xue , X. Huang , Y. Zhang , and G. Yang . 2013. Accelerating solvers for global atmospheric equations through mixed-precision data flow engine . In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913) . IEEE, 1--6. L. Gan, H. Fu, W. Luk, C. Yang, W. Xue, X. Huang, Y. Zhang, and G. Yang. 2013. Accelerating solvers for global atmospheric equations through mixed-precision data flow engine. In 2013 23rd International Conference on Field Programmable Logic and Applications (FPL\u201913). IEEE, 1--6."},{"key":"e_1_2_1_27_1","volume-title":"Lecture Notes in Computer Science","volume":"3203","author":"Gayasen A.","unstructured":"A. Gayasen , K. Lee , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , and T. Tuan . 2004. A dual-VDD low power FPGA architecture. In Field Programmable Logic and Applications, J\u00fcrgen Becker, Marco Platzner, and Serge Vernalde (Eds.) . Lecture Notes in Computer Science , Vol. 3203 . Springer, Berlin, 145--157. A. Gayasen, K. Lee, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and T. Tuan. 2004. A dual-VDD low power FPGA architecture. In Field Programmable Logic and Applications, J\u00fcrgen Becker, Marco Platzner, and Serge Vernalde (Eds.). Lecture Notes in Computer Science, Vol. 3203. Springer, Berlin, 145--157."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650394"},{"key":"e_1_2_1_29_1","doi-asserted-by":"crossref","unstructured":"M. Gokhale D. Dubois A. Dubois M. Boorman S. Poole and V. Hogsett. 2002. Granidt: Towards gigabit rate network intrusion detection technology. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream Manfred Glesner Peter Zipf and Michel Renovell (Eds.). Lecture Notes in Computer Science Vol. 2438. Springer Berlin 404--413.   M. Gokhale D. Dubois A. Dubois M. Boorman S. Poole and V. Hogsett. 2002. Granidt: Towards gigabit rate network intrusion detection technology. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream Manfred Glesner Peter Zipf and Michel Renovell (Eds.). Lecture Notes in Computer Science Vol. 2438. Springer Berlin 404--413.","DOI":"10.1007\/3-540-46117-5_43"},{"key":"e_1_2_1_30_1","volume-title":"Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays","author":"Gokhale M. B.","year":"2006","unstructured":"M. B. Gokhale and P. S. Graham . 2006 . Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays . Springer Science 8 Business Media. M. B. Gokhale and P. S. Graham. 2006. Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays. Springer Science 8 Business Media."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"e_1_2_1_32_1","volume-title":"Lecture Notes in Computer Science","volume":"1673","author":"Haynes S. D.","unstructured":"S. D. Haynes , P. Y. K. Cheung , W. Luk , and J. Stone . 1999. SONIC -- A plug-in architecture for video processing. In Field Programmable Logic and Applications, Patrick Lysaght, James Irvine, and Reiner Hartenstein (Eds.) . Lecture Notes in Computer Science , Vol. 1673 . Springer, Berlin, 21--30. S. D. Haynes, P. Y. K. Cheung, W. Luk, and J. Stone. 1999. SONIC -- A plug-in architecture for video processing. In Field Programmable Logic and Applications, Patrick Lysaght, James Irvine, and Reiner Hartenstein (Eds.). Lecture Notes in Computer Science, Vol. 1673. Springer, Berlin, 21--30."},{"volume-title":"Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream","author":"Haynes S. D.","key":"e_1_2_1_33_1","unstructured":"S. D. Haynes , H. G. Epsom , R. J. Cooper , and P. L. McAlpine . 2002. UltraSONIC: A reconfigurable architecture for video image processing . In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream . Springer , 482--491. S. D. Haynes, H. G. Epsom, R. J. Cooper, and P. L. McAlpine. 2002. UltraSONIC: A reconfigurable architecture for video image processing. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. Springer, 482--491."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"key":"e_1_2_1_35_1","volume-title":"2015 International Conference on Field-Programmable Technology (FPT\u201915)","author":"Hutton M.","year":"2015","unstructured":"M. Hutton . 2015 . Architectural paths to faster and more robust FPGAs (keynote) . In 2015 International Conference on Field-Programmable Technology (FPT\u201915) . M. Hutton. 2015. Architectural paths to faster and more robust FPGAs (keynote). In 2015 International Conference on Field-Programmable Technology (FPT\u201915)."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"volume-title":"2011 International Conference on Field-Programmable Technology (FPT\u201911)","author":"Kapre N.","key":"e_1_2_1_37_1","unstructured":"N. Kapre and A. DeHon . 2011. VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration . In 2011 International Conference on Field-Programmable Technology (FPT\u201911) . 1--9. N. Kapre and A. DeHon. 2011. VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration. In 2011 International Conference on Field-Programmable Technology (FPT\u201911). 1--9."},{"volume-title":"2012 International Conference on Field-Programmable Technology (FPT\u201912)","author":"Kim C.","key":"e_1_2_1_38_1","unstructured":"C. Kim , M. Chung , Y. Cho , M. Konijnenburg , S. Ryu , and J. Kim . 2012. ULP-SRP: Ultra low power samsung reconfigurable processor for biomedical applications . In 2012 International Conference on Field-Programmable Technology (FPT\u201912) . 329--334. C. Kim, M. Chung, Y. Cho, M. Konijnenburg, S. Ryu, and J. Kim. 2012. ULP-SRP: Ultra low power samsung reconfigurable processor for biomedical applications. In 2012 International Conference on Field-Programmable Technology (FPT\u201912). 329--334."},{"key":"e_1_2_1_39_1","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Koch D.","year":"2008","unstructured":"D. Koch , C. Beckhoff , and J. Teich . 2008. ReCoBus-Builder: A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs . In International Conference on Field Programmable Logic and Applications , 2008 (FPL\u201908). IEEE, 119--124. D. Koch, C. Beckhoff, and J. Teich. 2008. ReCoBus-Builder: A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In International Conference on Field Programmable Logic and Applications, 2008 (FPL\u201908). IEEE, 119--124."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1159913.1159952"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293747"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.17"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970355"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"e_1_2_1_50_1","unstructured":"P. Lysaght and J. Dunlop. 1994. Dynamic reconfiguration of FPGAs. In Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs. Abingdon EE8CS Books Oxford UK 82--94.   P. Lysaght and J. Dunlop. 1994. Dynamic reconfiguration of FPGAs. In Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs. Abingdon EE8CS Books Oxford UK 82--94."},{"key":"e_1_2_1_51_1","doi-asserted-by":"crossref","unstructured":"R. Maes and I. Verbauwhede. 2010. Physically unclonable functions: A study on the state of the art and future research directions. In Towards Hardware-Intrinsic Security. Springer 3--37.  R. Maes and I. Verbauwhede. 2010. Physically unclonable functions: A study on the state of the art and future research directions. In Towards Hardware-Intrinsic Security. Springer 3--37.","DOI":"10.1007\/978-3-642-14452-3_1"},{"key":"e_1_2_1_52_1","volume-title":"Lecture Notes in Computer Science","volume":"2778","author":"Marescaux T.","unstructured":"T. Marescaux , J.-Y. Mignolet , A. Bartic , W. Moffat , D. Verkest , S. Vernalde , and R. Lauwereins . 2003. Networks on chip as hardware components of an OS for reconfigurable systems. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.) . Lecture Notes in Computer Science , Vol. 2778 . Springer, Berlin, 595--605. T. Marescaux, J.-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest, S. Vernalde, and R. Lauwereins. 2003. Networks on chip as hardware components of an OS for reconfigurable systems. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 595--605."},{"key":"e_1_2_1_53_1","volume-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","author":"Mei B.","year":"2003","unstructured":"B. Mei , S. Vernalde , D. Verkest , H. De Man , and R. Lauwereins . 2003 . ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix . In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778 . Springer , Berlin, 61--70. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 61--70."},{"key":"e_1_2_1_54_1","doi-asserted-by":"crossref","unstructured":"O. Mencer H. H\u00fcbert M. Morf and M. J. Flynn. 2000. StReAm: Object-oriented programming of stream architectures using PAM-Blox. In Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing Reiner Hartenstein and Herbert Gr\u00fcnbacher (Eds.). Lecture Notes in Computer Science Vol. 1896. Springer Berlin 595--604.   O. Mencer H. H\u00fcbert M. Morf and M. J. Flynn. 2000. StReAm: Object-oriented programming of stream architectures using PAM-Blox. In Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing Reiner Hartenstein and Herbert Gr\u00fcnbacher (Eds.). Lecture Notes in Computer Science Vol. 1896. Springer Berlin 595--604.","DOI":"10.1007\/3-540-44614-1_64"},{"key":"e_1_2_1_55_1","unstructured":"U. Meyer-Baese and U. Meyer-Baese. 2007. Digital Signal Processing with Field Programmable Gate Arrays. Vol. 65. Springer.   U. Meyer-Baese and U. Meyer-Baese. 2007. Digital Signal Processing with Field Programmable Gate Arrays. Vol. 65. Springer."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"e_1_2_1_57_1","unstructured":"NIST. 2015. SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions. Federal Information Processing Standards Publication FIPS Pub 202. http:\/\/nvlpubs.nist.gov\/nistpubs\/FIPS\/NIST.FIPS.202.pdf.  NIST. 2015. SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions. Federal Information Processing Standards Publication FIPS Pub 202. http:\/\/nvlpubs.nist.gov\/nistpubs\/FIPS\/NIST.FIPS.202.pdf."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.54"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.853340"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.40"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.120"},{"key":"e_1_2_1_62_1","volume-title":"Lecture Notes in Computer Science","volume":"975","author":"Petersen R. J.","unstructured":"R. J. Petersen and B. L. Hutchings . 1995. An assessment of the suitability of FPGA-based systems for use in digital signal processing. In Field-Programmable Logic and Applications, Will Moore and Wayne Luk (Eds.) . Lecture Notes in Computer Science , Vol. 975 . Springer, Berlin, 293--302. R. J. Petersen and B. L. Hutchings. 1995. An assessment of the suitability of FPGA-based systems for use in digital signal processing. In Field-Programmable Logic and Applications, Will Moore and Wayne Luk (Eds.). Lecture Notes in Computer Science, Vol. 975. Springer, Berlin, 293--302."},{"key":"e_1_2_1_63_1","series-title":"Lecture Notes in Computer Science","volume-title":"Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, Manfred Glesner, Peter Zipf, and Michel Renovell (Eds.)","author":"Poon K. K. W.","unstructured":"K. K. W. Poon , A. Yan , and S. J. E. Wilton . 2002. A flexible power model for FPGAs . In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, Manfred Glesner, Peter Zipf, and Michel Renovell (Eds.) . Lecture Notes in Computer Science , Vol. 2438 . Springer , Berlin , 312--321. K. K. W. Poon, A. Yan, and S. J. E. Wilton. 2002. A flexible power model for FPGAs. In Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, Manfred Glesner, Peter Zipf, and Michel Renovell (Eds.). Lecture Notes in Computer Science, Vol. 2438. Springer, Berlin, 312--321."},{"key":"e_1_2_1_64_1","first-page":"236","article-title":"Operational time extension. (June 26 2007)","volume":"7","author":"Rohe A.","year":"2007","unstructured":"A. Rohe , S. Teig , H. Schmit , J. Redgrave , and A. Caldwell . 2007 . Operational time extension. (June 26 2007) . US Patent 7 , 236 ,009. A. Rohe, S. Teig, H. Schmit, J. Redgrave, and A. Caldwell. 2007. Operational time extension. (June 26 2007). US Patent 7,236,009.","journal-title":"US Patent"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.52"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_34"},{"key":"e_1_2_1_67_1","volume-title":"Lecture Notes in Computer Science","volume":"1896","author":"Simmler H.","unstructured":"H. Simmler , L. Levinson , and R. M\u00e4nner . 2000. Multitasking on FPGA coprocessors. In Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing, Reiner Hartenstein and Herbert Gr\u00fcnbacher (Eds.) . Lecture Notes in Computer Science , Vol. 1896 . Springer, Berlin, 121--130. H. Simmler, L. Levinson, and R. M\u00e4nner. 2000. Multitasking on FPGA coprocessors. In Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing, Reiner Hartenstein and Herbert Gr\u00fcnbacher (Eds.). Lecture Notes in Computer Science, Vol. 1896. Springer, Berlin, 121--130."},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0131-0"},{"key":"e_1_2_1_69_1","volume-title":"Lecture Notes in Computer Science","volume":"2778","author":"Sourdis I.","unstructured":"I. Sourdis and D. Pnevmatikatos . 2003. Fast, large-scale string match for a 10Gbps FPGA-based network intrusion detection system. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.) . Lecture Notes in Computer Science , Vol. 2778 . Springer, Berlin, 880--889. I. Sourdis and D. Pnevmatikatos. 2003. Fast, large-scale string match for a 10Gbps FPGA-based network intrusion detection system. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 880--889."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025123.1025835"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.09.006"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.5"},{"key":"e_1_2_1_75_1","unstructured":"T. Tuan R. L. Cline and A. Rahman. 2012. Programmable integrated circuit with voltage domains. (2012). https:\/\/www.google.com\/patents\/US8159263 US Patent 8159263.  T. Tuan R. L. Cline and A. Rahman. 2012. Programmable integrated circuit with voltage domains. (2012). https:\/\/www.google.com\/patents\/US8159263 US Patent 8159263."},{"key":"e_1_2_1_76_1","doi-asserted-by":"crossref","unstructured":"M. S. Turan R. A. Perlner L. E. Bassham W. E. Burr D. H. Chang S. H. Chang M. J. Dworkin J. M. Kelsey S. Paul and R. C. Peralta. February 2011. Status Report on the Second Round of the SHA-3 Cryptographic Hash Algorithm Competition. Technical Report. NIST Interagency Report 7764.  M. S. Turan R. A. Perlner L. E. Bassham W. E. Burr D. H. Chang S. H. Chang M. J. Dworkin J. M. Kelsey S. Paul and R. C. Peralta. February 2011. Status Report on the Second Round of the SHA-3 Cryptographic Hash Algorithm Competition. Technical Report. NIST Interagency Report 7764.","DOI":"10.6028\/NIST.IR.7764"},{"key":"e_1_2_1_77_1","volume-title":"Proceedings of the 18th International Parallel and Distributed Processing Symposium","author":"Ullmann M.","year":"2004","unstructured":"M. Ullmann , M. Huebner , B. Grimm , and J. Becker . 2004. An FPGA run-time system for dynamical on-demand reconfiguration . In Proceedings of the 18th International Parallel and Distributed Processing Symposium , 2004 . 135. M. Ullmann, M. Huebner, B. Grimm, and J. Becker. 2004. An FPGA run-time system for dynamical on-demand reconfiguration. In Proceedings of the 18th International Parallel and Distributed Processing Symposium, 2004. 135."},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.04.001"},{"key":"e_1_2_1_79_1","volume-title":"Lecture Notes in Computer Science","volume":"3203","author":"Wilton S. J. E.","unstructured":"S. J. E. Wilton , S.-S. Ang , and W. Luk . 2004. The impact of pipelining on energy per operation in field-programmable gate arrays. In Field Programmable Logic and Applications, J\u00fcrgen Becker, Marco Platzner, and Serge Vernalde (Eds.) . Lecture Notes in Computer Science , Vol. 3203 . Springer, Berlin, 719--728. S. J. E. Wilton, S.-S. Ang, and W. Luk. 2004. The impact of pipelining on energy per operation in field-programmable gate arrays. In Field Programmable Logic and Applications, J\u00fcrgen Becker, Marco Platzner, and Serge Vernalde (Eds.). Lecture Notes in Computer Science, Vol. 3203. Springer, Berlin, 719--728."},{"key":"e_1_2_1_80_1","series-title":"Lecture Notes in Computer Science","volume-title":"A smith-waterman systolic cell","author":"Yu C. W.","unstructured":"C. W. Yu , K. H. Kwong , K. H. Lee , and P. H. W. Leong . 2003. A smith-waterman systolic cell . In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science , Vol. 2778 . Springer , Berlin , 375--384. C. W. Yu, K. H. Kwong, K. H. Lee, and P. H. W. Leong. 2003. A smith-waterman systolic cell. In Field Programmable Logic and Applications, Peter Y. K. Cheung and George A. Constantinides (Eds.). Lecture Notes in Computer Science, Vol. 2778. Springer, Berlin, 375--384."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2996468","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2996468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:11Z","timestamp":1750220591000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2996468"}},"subtitle":["Significant Papers"],"short-title":[],"issued":{"date-parts":[[2017,3,22]]},"references-count":77,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,6,30]]}},"alternative-id":["10.1145\/2996468"],"URL":"https:\/\/doi.org\/10.1145\/2996468","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2017,3,22]]},"assertion":[{"value":"2016-01-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2016-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2017-03-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}