{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:19:17Z","timestamp":1761110357366,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2017,10,14]],"date-time":"2017-10-14T00:00:00Z","timestamp":1507939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","doi-asserted-by":"publisher","award":["UID\/EEA\/50008\/2013, UID\/CEC\/50021\/2013"],"award-info":[{"award-number":["UID\/EEA\/50008\/2013, UID\/CEC\/50021\/2013"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2017,10,14]]},"DOI":"10.1145\/3123939.3123953","type":"proceedings-article","created":{"date-parts":[[2017,11,20]],"date-time":"2017-11-20T14:31:12Z","timestamp":1511188272000},"page":"165-177","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["SCRATCH"],"prefix":"10.1145","author":[{"given":"Pedro","family":"Duarte","sequence":"first","affiliation":[{"name":"University of Coimbra, Portugal"}]},{"given":"Pedro","family":"Tomas","sequence":"additional","affiliation":[{"name":"Universidade de Lisboa, Portugal"}]},{"given":"Gabriel","family":"Falcao","sequence":"additional","affiliation":[{"name":"University of Coimbra, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2017,10,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. 2017. CodeXL. (2017). http:\/\/gpuopen.com\/compute-product\/codexl\/  Advanced Micro Devices Inc. 2017. CodeXL. (2017). http:\/\/gpuopen.com\/compute-product\/codexl\/"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"e_1_3_2_1_3_1","unstructured":"Altera Corp. 2014. Altera SDK for OpenCL. Programming Guide. (2014).  Altera Corp. 2014. Altera SDK for OpenCL. Programming Guide. (2014)."},{"volume-title":"International Conference on Field-Programmable Technology (FPT). 230--237","author":"Andryc K.","key":"e_1_3_2_1_4_1","unstructured":"K. Andryc , M. Merchant , and R. Tessier . 2013. FlexGrip: A soft GPGPU for FPGAs . In International Conference on Field-Programmable Technology (FPT). 230--237 . K. Andryc, M. Merchant, and R. Tessier. 2013. FlexGrip: A soft GPGPU for FPGAs. In International Conference on Field-Programmable Technology (FPT). 230--237."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2764908"},{"key":"e_1_3_2_1_6_1","volume-title":"The OpenCL Specification: Version 2.2. (March","author":"Bourd A.","year":"2016","unstructured":"A. Bourd . 2016. The OpenCL Specification: Version 2.2. (March 2016 ). khronos. org\/registry\/cl\/specs\/opencl-2.2.pdf A. Bourd. 2016. The OpenCL Specification: Version 2.2. (March 2016). khronos. org\/registry\/cl\/specs\/opencl-2.2.pdf"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.05.014"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080247"},{"volume-title":"22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534","author":"Czajkowski T. S.","key":"e_1_3_2_1_10_1","unstructured":"T. S. Czajkowski , U. Aydonat , D. Denisenko , J. Freeman , M. Kinsner , D. Neto , J. Wong , P. Yiannacouras , and D. P. Singh . 2012. From OpenCL to high-performance hardware on FPGAS . In 22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534 . T. S. Czajkowski, U. Aydonat, D. Denisenko, J. Freeman, M. Kinsner, D. Neto, J. Wong, P. Yiannacouras, and D. P. Singh. 2012. From OpenCL to high-performance hardware on FPGAS. In 22nd International Conference on Field Programmable Logic and Applications (FPL). 531--534."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.46"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2192212"},{"volume-title":"IEEE Hot Chips 27 Symposium (HCS). 1--43","author":"Gangadhar V.","key":"e_1_3_2_1_14_1","unstructured":"V. Gangadhar , R. Balasubramanian , M. Drumond , Z. Guo , J. Menon , C. Joseph , R. Prakash , S. Prasad , P. Vallathol , and K. Sankaralingam . 2015. MIAOW: An open source GPGPU . In IEEE Hot Chips 27 Symposium (HCS). 1--43 . V. Gangadhar, R. Balasubramanian, M. Drumond, Z. Guo, J. Menon, C. Joseph, R. Prakash, S. Prasad, P. Vallathol, and K. Sankaralingam. 2015. MIAOW: An open source GPGPU. In IEEE Hot Chips 27 Symposium (HCS). 1--43."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_17_1","unstructured":"Advanced Micro Devices Inc. 2012. Southern Islands Series Instruction Set Architecture Reference Guide. (2012).  Advanced Micro Devices Inc. 2012. Southern Islands Series Instruction Set Architecture Reference Guide. (2012)."},{"key":"e_1_3_2_1_18_1","unstructured":"Advanced Micro Devices Inc. 2016. Accelerated Parallel Processing (APP) Software Development Kit (SDK). (2016). http:\/\/developer.amd.com\/sdks\/amdappsdk\/  Advanced Micro Devices Inc. 2016. Accelerated Parallel Processing (APP) Software Development Kit (SDK). (2016). http:\/\/developer.amd.com\/sdks\/amdappsdk\/"},{"volume-title":"ImageNet Classification with Deep Convolutional Neural Networks. In 25th International Conference on Neural Information Processing Systems (NIPS). Curran Associates Inc., USA, 1097--1105","author":"Krizhevsky Alex","key":"e_1_3_2_1_19_1","unstructured":"Alex Krizhevsky , Ilya Sutskever , and Geoffrey E. Hinton . 2012 . ImageNet Classification with Deep Convolutional Neural Networks. In 25th International Conference on Neural Information Processing Systems (NIPS). Curran Associates Inc., USA, 1097--1105 . http:\/\/dl.acm.org\/citation.cfm?id=2999134.2999257 Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In 25th International Conference on Neural Information Processing Systems (NIPS). Curran Associates Inc., USA, 1097--1105. http:\/\/dl.acm.org\/citation.cfm?id=2999134.2999257"},{"volume-title":"IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 198--198","author":"Krommydas K.","key":"e_1_3_2_1_20_1","unstructured":"K. Krommydas , A. E. Helal , A. Verma , and W. C. Feng . 2016. Bridging the Performance-Programmability Gap for FPGAs via OpenCL: A Case Study with OpenDwarfs . In IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 198--198 . K. Krommydas, A. E. Helal, A. Verma, and W. C. Feng. 2016. Bridging the Performance-Programmability Gap for FPGAs via OpenCL: A Case Study with OpenDwarfs. In IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 198--198."},{"key":"e_1_3_2_1_21_1","volume-title":"Network in network. arXiv preprint arXiv:1312.4400","author":"Lin Min","year":"2013","unstructured":"Min Lin , Qiang Chen , and Shuicheng Yan . 2013. Network in network. arXiv preprint arXiv:1312.4400 ( 2013 ). Min Lin, Qiang Chen, and Shuicheng Yan. 2013. Network in network. arXiv preprint arXiv:1312.4400 (2013)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS.2017.8110024"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2636342"},{"volume-title":"IEEE 34th International Conference on Computer Design (ICCD). 257--264","author":"Momeni A.","key":"e_1_3_2_1_24_1","unstructured":"A. Momeni , H. Tabkhi , G. Schirner , and D. Kaeli . 2016. Hardware thread reordering to boost OpenCL throughput on FPGAs . In IEEE 34th International Conference on Computer Design (ICCD). 257--264 . A. Momeni, H. Tabkhi, G. Schirner, and D. Kaeli. 2016. Hardware thread reordering to boost OpenCL throughput on FPGAs. In IEEE 34th International Conference on Computer Design (ICCD). 257--264."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333757"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2671405"},{"key":"e_1_3_2_1_27_1","unstructured":"NVIDIA. 2017. CUDA C Programming Guide 8.0. NVIDIA.  NVIDIA. 2017. CUDA C Programming Guide 8.0. NVIDIA."},{"key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Convolution in Convolution for Network in Network","volume":"99","author":"Pang Y.","year":"2017","unstructured":"Y. Pang , M. Sun , X. Jiang , and X. Li . 2017 . Convolution in Convolution for Network in Network . IEEE Transactions on Neural Networks and Learning Systems PP , 99 (2017), 1 -- 11 . Y. Pang, M. Sun, X. Jiang, and X. Li. 2017. Convolution in Convolution for Network in Network. IEEE Transactions on Neural Networks and Learning Systems PP, 99 (2017), 1--11.","journal-title":"IEEE Transactions on Neural Networks and Learning Systems PP"},{"key":"e_1_3_2_1_29_1","volume-title":"Human Brain Project. (June","author":"Project Human Brain","year":"2017","unstructured":"Human Brain Project . 2017. Human Brain Project. (June 2017 ). https:\/\/www.humanbrainproject.eu\/en\/ Human Brain Project. 2017. Human Brain Project. (June 2017). https:\/\/www.humanbrainproject.eu\/en\/"},{"key":"e_1_3_2_1_30_1","volume-title":"ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA). 13--24","author":"Putnman Andrew","year":"2014","unstructured":"Andrew Putnman , Adrian M Caulfield , Eric S Chung , Derek Chiou , Kypros Constantinides , John Demme , Hadi Esmaeilzadeh , Jeremy Fowers , Gopi Prashanth Gopal , Jan Gray , 2014 . A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services . In ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA). 13--24 . Andrew Putnman, Adrian M Caulfield, Eric S Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray, et al. 2014. A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services. In ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA). 13--24."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750410"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783719"},{"key":"e_1_3_2_1_35_1","volume-title":"22nd International Conference on Parallel Architectures and Compilation Techniques. IEEE Press, 73--82","author":"Sethia Ankit","year":"2013","unstructured":"Ankit Sethia , Ganesh Dasika , Mehrzad Samadi , and Scott Mahlke . 2013 . APOGEE: Adaptive prefetching on GPUs for energy efficiency . In 22nd International Conference on Parallel Architectures and Compilation Techniques. IEEE Press, 73--82 . Ankit Sethia, Ganesh Dasika, Mehrzad Samadi, and Scott Mahlke. 2013. APOGEE: Adaptive prefetching on GPUs for energy efficiency. In 22nd International Conference on Parallel Architectures and Compilation Techniques. IEEE Press, 73--82."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.16"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"},{"volume-title":"Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide. (June","year":"2015","key":"e_1_3_2_1_41_1","unstructured":"Xilinx. 2015. Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide. (June 2015 ). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mig_7series\/v2_3\/ug586_7Series_MIS.pdf Xilinx. 2015. Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide. (June 2015). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mig_7series\/v2_3\/ug586_7Series_MIS.pdf"},{"key":"e_1_3_2_1_42_1","unstructured":"Xilinx Inc. 2014. The Xilinx SDAccel Development Environment. (2014). https:\/\/www.xilinx.com\/publications\/prod_mktg\/sdnet\/sdaccel-backgrounder.pdf  Xilinx Inc. 2014. The Xilinx SDAccel Development Environment. (2014). https:\/\/www.xilinx.com\/publications\/prod_mktg\/sdnet\/sdaccel-backgrounder.pdf"},{"key":"e_1_3_2_1_43_1","unstructured":"Xilinx Inc. 2015. Vivado Design Suite: AXI Reference Guide. (2015). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_ref_guide\/latest\/ug1037-vivado-axi-reference-guide.pdf  Xilinx Inc. 2015. Vivado Design Suite: AXI Reference Guide. (2015). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_ref_guide\/latest\/ug1037-vivado-axi-reference-guide.pdf"},{"key":"e_1_3_2_1_44_1","unstructured":"Xilinx Inc. 2017. MicroBlaze Soft Processor Core. (2017). https:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html  Xilinx Inc. 2017. MicroBlaze Soft Processor Core. (2017). https:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html"}],"event":{"name":"MICRO-50: The 50th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE-CS\\DATC IEEE Computer Society"],"location":"Cambridge Massachusetts","acronym":"MICRO-50"},"container-title":["Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123953","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3123939.3123953","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:30:30Z","timestamp":1750217430000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3123939.3123953"}},"subtitle":["an end-to-end application-aware soft-GPGPU architecture and trimming tool"],"short-title":[],"issued":{"date-parts":[[2017,10,14]]},"references-count":44,"alternative-id":["10.1145\/3123939.3123953","10.1145\/3123939"],"URL":"https:\/\/doi.org\/10.1145\/3123939.3123953","relation":{},"subject":[],"published":{"date-parts":[[2017,10,14]]},"assertion":[{"value":"2017-10-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}