{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T20:00:00Z","timestamp":1775246400730,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,10,10]],"date-time":"2018-10-10T00:00:00Z","timestamp":1539129600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,10,10]]},"DOI":"10.1145\/3273905.3273924","type":"proceedings-article","created":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T08:14:26Z","timestamp":1539072866000},"page":"125-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Trading Between Intra- and Inter-Task Cache Interference to Improve Schedulability"],"prefix":"10.1145","author":[{"given":"Syed Aftab","family":"Rashid","sequence":"first","affiliation":[{"name":"CISTER, ISEP, Polytechnic Institute of Porto, Portugal"}]},{"given":"Geoffrey","family":"Nelissen","sequence":"additional","affiliation":[{"name":"CISTER, ISEP, Polytechnic Institute of Porto, Portugal"}]},{"given":"Eduardo","family":"Tovar","sequence":"additional","affiliation":[{"name":"CISTER, ISEP, Polytechnic Institute of Porto, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2018,10,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2011.31"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9152-2"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.11"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-015-9246-8"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of OSPERT","author":"Bastoni Andrea","year":"2010","unstructured":"Andrea Bastoni , Bj\u00f6rn Brandenburg , and James Anderson . 2010 . Cache-related pre-emption and migration delays: Empirical approximation and impact on schedulability . Proceedings of OSPERT (2010), 33--44. Andrea Bastoni, Bj\u00f6rn Brandenburg, and James Anderson. 2010. Cache-related pre-emption and migration delays: Empirical approximation and impact on schedulability. Proceedings of OSPERT (2010), 33--44."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.42"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Busquets-Mataix J. J. Serrano R. Ors P. Gil and A. Wellings. 1996. Adding instruction cache effect to schedulability analysis of pre-emptive real-time systems. In RTAS. 204--212. J. Busquets-Mataix J. J. Serrano R. Ors P. Gil and A. Wellings. 1996. Adding instruction cache effect to schedulability analysis of pre-emptive real-time systems. In RTAS. 204--212.","DOI":"10.1109\/RTTAS.1996.509537"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1997.613764"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289968"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"e_1_3_2_1_12_1","volume-title":"OASIcs-OpenAccess Series in Informatics","volume":"15","author":"Gustafsson J.","unstructured":"J. Gustafsson , A. Betts , A. Ermedahl , and B. Lisper . 2010. The M\u00e4lardalen WCET benchmarks: Past, present and future . In OASIcs-OpenAccess Series in Informatics , Vol. 15 . Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper. 2010. The M\u00e4lardalen WCET benchmarks: Past, present and future. In OASIcs-OpenAccess Series in Informatics, Vol. 15. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik."},{"key":"e_1_3_2_1_13_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy John L","unstructured":"John L Hennessy and David A Patterson . 2011. Computer architecture: a quantitative approach . Elsevier . John L Hennessy and David A Patterson. 2011. Computer architecture: a quantitative approach. Elsevier."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/29.5.390"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"e_1_3_2_1_16_1","volume-title":"SMART (strategic memory allocation for real-time) cache design using the MIPS R3000","author":"Kirk David B","unstructured":"David B Kirk and Jay K Strosnider . 1990. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000 . In RTSS. IEEE , 322--330. David B Kirk and Jay K Strosnider. 1990. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000. In RTSS. IEEE, 322--330."},{"key":"e_1_3_2_1_17_1","volume-title":"Optimization by simulated annealing. science 220, 4598","author":"Kirkpatrick Scott","year":"1983","unstructured":"Scott Kirkpatrick , C Daniel Gelatt , and Mario P Vecchi . 1983. Optimization by simulated annealing. science 220, 4598 ( 1983 ), 671--680. Scott Kirkpatrick, C Daniel Gelatt, and Mario P Vecchi. 1983. Optimization by simulated annealing. science 220, 4598 (1983), 671--680."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689649"},{"key":"e_1_3_2_1_19_1","volume-title":"OS-controlled cache predictability for real-time systems","author":"Liedtke Jochen","unstructured":"Jochen Liedtke , Hermann Hartig , and Michael Hohmuth . 1997. OS-controlled cache predictability for real-time systems . In RTAS. IEEE , 213--224. Jochen Liedtke, Hermann Hartig, and Michael Hohmuth. 1997. OS-controlled cache predictability for real-time systems. In RTAS. IEEE, 213--224."},{"key":"e_1_3_2_1_20_1","volume-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"Lin Jiang","unstructured":"Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , and P Sadayappan . 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems . In HPCA. IEEE , 367--378. Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA. IEEE, 367--378."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2392987.2393008"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/216633.216677"},{"key":"e_1_3_2_1_23_1","volume-title":"Integrated Analysis of Cache Related Pre-emption Delays and Cache Persistence Reload Overheads","author":"Rashid Syed Aftab","unstructured":"Syed Aftab Rashid , Geoffrey Nelissen , Sebastian Altmeyer , Robert I Davis , and Eduardo Tovar . 2017. Integrated Analysis of Cache Related Pre-emption Delays and Cache Persistence Reload Overheads . In RTSS. IEEE , 188--198. Syed Aftab Rashid, Geoffrey Nelissen, Sebastian Altmeyer, Robert I Davis, and Eduardo Tovar. 2017. Integrated Analysis of Cache Related Pre-emption Delays and Cache Persistence Reload Overheads. In RTSS. IEEE, 188--198."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"S. A. Rashid G. Nelissen D. Hardy B. Akesson I. Puaut and E. Tovar. 2016. Cache-Persistence-Aware Response-Time Analysis for Fixed-Priority Preemptive Systems. In ECRTS. 262--272. S. A. Rashid G. Nelissen D. Hardy B. Akesson I. Puaut and E. Tovar. 2016. Cache-Persistence-Aware Response-Time Analysis for Fixed-Priority Preemptive Systems. In ECRTS. 262--272.","DOI":"10.1109\/ECRTS.2016.25"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2005.26"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1210268.1210275"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334025"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_3_2_1_30_1","volume-title":"Third International Workshop on Responsive Computer Systems.","author":"Wolfe Andrew","year":"1993","unstructured":"Andrew Wolfe . 1993 . Software-based cache partitioning for real-time applications . In Third International Workshop on Responsive Computer Systems. Andrew Wolfe. 1993. Software-based cache partitioning for real-time applications. In Third International Workshop on Responsive Computer Systems."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"}],"event":{"name":"RTNS '18: 26th International Conference on Real-Time Networks and Systems","location":"Chasseneuil-du-Poitou France","acronym":"RTNS '18","sponsor":["University of Poitiers University of Poitiers"]},"container-title":["Proceedings of the 26th International Conference on Real-Time Networks and Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273924","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3273905.3273924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T19:07:42Z","timestamp":1775243262000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3273905.3273924"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,10]]},"references-count":31,"alternative-id":["10.1145\/3273905.3273924","10.1145\/3273905"],"URL":"https:\/\/doi.org\/10.1145\/3273905.3273924","relation":{},"subject":[],"published":{"date-parts":[[2018,10,10]]},"assertion":[{"value":"2018-10-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}