{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T01:59:53Z","timestamp":1769824793900,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T00:00:00Z","timestamp":1550275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"FCT"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,16]]},"DOI":"10.1145\/3293883.3295714","type":"proceedings-article","created":{"date-parts":[[2019,2,5]],"date-time":"2019-02-05T20:44:12Z","timestamp":1549399452000},"page":"107-119","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Stretching the capacity of hardware transactional memory in IBM POWER architectures"],"prefix":"10.1145","author":[{"given":"Ricardo","family":"Filipe","sequence":"first","affiliation":[{"name":"Universidade de Lisboa"}]},{"given":"Shady","family":"Issa","sequence":"additional","affiliation":[{"name":"Universidade de Lisboa"}]},{"given":"Paolo","family":"Romano","sequence":"additional","affiliation":[{"name":"Universidade de Lisboa"}]},{"given":"Jo\u00e3o","family":"Barreto","sequence":"additional","affiliation":[{"name":"Universidade de Lisboa"}]}],"member":"320","published-online":{"date-parts":[[2019,2,16]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Approved","author":"American National Standards Institute. 1992.","year":"1989"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/223784.223785"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2933057.2933096"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080204"},{"key":"e_1_3_2_1_5_1","volume-title":"TPC BENCHMARK\u2122 C. Revision 5.11.","author":"TPC Council","year":"2010"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2463710"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628080"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1071610.1071615"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901346"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.70"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345233"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.472.0221"},{"key":"e_1_3_2_1_15_1","unstructured":"IBM. 2016. POWER8 Processor User's Manual for the Single-Chip Module (version 1.3).  IBM. 2016. POWER8 Processor User's Manual for the Single-Chip Module (version 1.3) ."},{"key":"e_1_3_2_1_16_1","unstructured":"IBM. 2018. POWER9 Processor User's Manual (version 2.0).  IBM. 2018. POWER9 Processor User's Manual (version 2.0) ."},{"key":"e_1_3_2_1_17_1","volume-title":"LIPIcs 31st International Symposium on Distributed Computing (DISC '17)","volume":"91","author":"Issa Shady","year":"2017"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3274808.3274825"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2013.6544906"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"V. Leis A. Kemper and T. Neumann. 2014. Exploiting hardware transactional memory in main-memory databases. (March 2014) 580--591.  V. Leis A. Kemper and T. Neumann. 2014. Exploiting hardware transactional memory in main-memory databases. (March 2014) 580--591.","DOI":"10.1109\/ICDE.2014.6816683"},{"key":"e_1_3_2_1_22_1","first-page":"14","article-title":"IBM solidDB: In-Memory Database Optimized for Extreme Speed and Availability","volume":"36","author":"Lindstr\u00f6m Jan","year":"2013","journal-title":"IEEE Data Eng. Bull."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967955"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541952"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2693260"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694393"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815406"},{"key":"e_1_3_2_1_29_1","volume-title":"Slingwine","author":"Mckenney Paul E.","year":"1998"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2749436"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.14778\/2367502.2367523"},{"key":"e_1_3_2_1_33_1","volume-title":"First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing (TRANSACT'06)","author":"Riegel Torvald","year":"2006"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966448"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592815"},{"key":"e_1_3_2_1_37_1","volume-title":"Scalable In-Memory Transaction Processing with HTM. In 2016 USENIX Annual Technical Conference (USENIX ATC 16)","author":"Wu Yingjun","year":"2016"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.14778\/3055330.3055335"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2015.2427795"}],"event":{"name":"PPoPP '19: 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","location":"Washington District of Columbia","acronym":"PPoPP '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"]},"container-title":["Proceedings of the 24th Symposium on Principles and Practice of Parallel Programming"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293883.3295714","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3293883.3295714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:01:47Z","timestamp":1750208507000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293883.3295714"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,16]]},"references-count":39,"alternative-id":["10.1145\/3293883.3295714","10.1145\/3293883"],"URL":"https:\/\/doi.org\/10.1145\/3293883.3295714","relation":{},"subject":[],"published":{"date-parts":[[2019,2,16]]},"assertion":[{"value":"2019-02-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}