{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:29:34Z","timestamp":1768030174680,"version":"3.49.0"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2021,6,30]],"date-time":"2021-06-30T00:00:00Z","timestamp":1625011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"FCT"},{"DOI":"10.13039\/501100008530","name":"ERDF","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100008530","id-type":"DOI","asserted-by":"crossref"}]},{"name":"EuroHPC","award":["UIDB\/50021\/2020, LISBOA-01-0145-FEDER-031901, PTDC\/CCI-COM\/31901\/2017 (HiPErBio), 956213 (SparCity) and SFRH\/BD\/136053\/2018 (FCT)"],"award-info":[{"award-number":["UIDB\/50021\/2020, LISBOA-01-0145-FEDER-031901, PTDC\/CCI-COM\/31901\/2017 (HiPErBio), 956213 (SparCity) and SFRH\/BD\/136053\/2018 (FCT)"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Model. Perform. Eval. Comput. Syst."],"published-print":{"date-parts":[[2021,6,30]]},"abstract":"<jats:p>Continuous enhancements and diversity in modern multi-core hardware, such as wider and deeper core pipelines and memory subsystems, bring to practice a set of hard-to-solve challenges when modeling their upper-bound capabilities and identifying the main application bottlenecks. Insightful roofline models are widely used for this purpose, but the existing approaches overly abstract the micro-architecture complexity, thus providing unrealistic performance bounds that lead to a misleading characterization of real-world applications. To address this problem, the Mansard Roofline Model (MaRM), proposed in this work, uncovers a minimum set of architectural features that must be considered to provide insightful, but yet accurate and realistic, modeling of performance upper bounds for modern processors. By encapsulating the retirement constraints due to the amount of retirement slots, Reorder-Buffer and Physical Register File sizes, the proposed model accurately models the capabilities of a real platform (average rRMSE of 5.4%) and characterizes 12 application kernels from standard benchmark suites. By following a herein proposed MaRM interpretation methodology and guidelines, speed-ups of up to 5\u00d7 are obtained when optimizing real-world bioinformatic application, as well as a super-linear speedup of 18.5\u00d7 when parallelized.<\/jats:p>","DOI":"10.1145\/3475866","type":"journal-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T00:41:47Z","timestamp":1633394507000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Mansard Roofline Model: Reinforcing the Accuracy of the Roofs"],"prefix":"10.1145","volume":"6","author":[{"given":"Diogo","family":"Marques","sequence":"first","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"}]},{"given":"Aleksandar","family":"Ilic","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"}]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior T\u00e9cnico, Universidade de Lisboa, Portugal"}]}],"member":"320","published-online":{"date-parts":[[2021,10,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00023"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE 25th Symposium on Computer Arithmetic (ARITH\u201918)","author":"Anderson C. S.","year":"2018","unstructured":"C. S. Anderson , J. Zhang , and M. Cornea . 2018. Enhanced vector math support on the Intel\u00ae AVX-512 architecture . In Proceedings of the IEEE 25th Symposium on Computer Arithmetic (ARITH\u201918) . 120\u2013124. https:\/\/doi.org\/10.1109\/ARITH. 2018 .8464794 10.1109\/ARITH.2018.8464794 C. S. Anderson, J. Zhang, and M. Cornea. 2018. Enhanced vector math support on the Intel\u00ae AVX-512 architecture. In Proceedings of the IEEE 25th Symposium on Computer Arithmetic (ARITH\u201918). 120\u2013124. https:\/\/doi.org\/10.1109\/ARITH.2018.8464794"},{"key":"e_1_2_1_3_1","unstructured":"Y. Bao C. Bienia and K. Li. 2016. The PARSEC Benchmark Suite Tutorial. Princeton University. http:\/\/parsec.cs. princeton.edu\/download\/tutorial\/3.0\/parsec-tutorial.pdf.  Y. Bao C. Bienia and K. Li. 2016. The PARSEC Benchmark Suite Tutorial. Princeton University. http:\/\/parsec.cs. princeton.edu\/download\/tutorial\/3.0\/parsec-tutorial.pdf."},{"key":"e_1_2_1_4_1","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. CoRR abs\/1508.03619. arXiv:1508.03619. http:\/\/arxiv.org\/abs\/1508.03619.  Scott Beamer Krste Asanovi\u0107 and David Patterson. 2015. The GAP benchmark suite. CoRR abs\/1508.03619. arXiv:1508.03619. http:\/\/arxiv.org\/abs\/1508.03619."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2019.08.019"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983061"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2020.05.003"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS49563.2019.00007"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46079-6_24"},{"key":"e_1_2_1_10_1","unstructured":"Daniel Drzisga Ulrich R\u00fcde and Barbara Wohlmuth. 2019. Stencil scaling for vector-valued PDEs with applications to generalized newtonian fluids. CoRR abs\/1908.08666. arXiv:1908.08666 http:\/\/arxiv.org\/abs\/1908.08666.  Daniel Drzisga Ulrich R\u00fcde and Barbara Wohlmuth. 2019. Stencil scaling for vector-valued PDEs with applications to generalized newtonian fluids. CoRR abs\/1908.08666. arXiv:1908.08666 http:\/\/arxiv.org\/abs\/1908.08666."},{"key":"e_1_2_1_11_1","unstructured":"V. Etienne T. Tonellot K. Akbudak H. Ltaief S. Kortas T. Malas P. Thierry and D. Keyes. 2018. Optimization of finite-difference kernels on multi-core architectures for seismic applications. In Intel eXtreme Performance Users Group.  V. Etienne T. Tonellot K. Akbudak H. Ltaief S. Kortas T. Malas P. Thierry and D. Keyes. 2018. Optimization of finite-difference kernels on multi-core architectures for seismic applications. In Intel eXtreme Performance Users Group."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2761751"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015543"},{"key":"e_1_2_1_15_1","unstructured":"Andrei Frumusanu. 2020. Apple Announces The Apple Silicon M1: Ditching x86\u2014What to Expect Based on A14. Retrieved from https:\/\/www.anandtech.com\/show\/16226\/apple-silicon-m1-a14-deep-dive.  Andrei Frumusanu. 2020. Apple Announces The Apple Silicon M1: Ditching x86\u2014What to Expect Based on A14. Retrieved from https:\/\/www.anandtech.com\/show\/16226\/apple-silicon-m1-a14-deep-dive."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3010016"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00047"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.6"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855094"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2780239"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the Cray User Group Conference.","author":"Koskela Tuomas","year":"2017","unstructured":"Tuomas Koskela , Jack Deslippe , Brian Friesen , and Karthik Raman . 2017 . Fusion PIC code performance analysis on the cori KNL system . In Proceedings of the Cray User Group Conference. Tuomas Koskela, Jack Deslippe, Brian Friesen, and Karthik Raman. 2017. Fusion PIC code performance analysis on the cori KNL system. In Proceedings of the Cray User Group Conference."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-92040-5_12"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916)","author":"Li A.","year":"2016","unstructured":"A. Li , S. L. Song , E. Brugel , A. Kumar , D. Chavarr\u00eda-Miranda , and H. Corp oraal . 2016. X: A comprehensive analytic model for parallel machines . In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916) . 242\u2013252. https:\/\/doi.org\/10.1109\/IPDPS. 2016 .89 10.1109\/IPDPS.2016.89 A. Li, S. L. Song, E. Brugel, A. Kumar, D. Chavarr\u00eda-Miranda, and H. Corporaal. 2016. X: A comprehensive analytic model for parallel machines. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS\u201916). 242\u2013252. https:\/\/doi.org\/10.1109\/IPDPS.2016.89"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC50251.2020.00027"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.3.383"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975297"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2020.01.044"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126952"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00043"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220434"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2972222"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3376930.3376976"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00068"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00062"},{"key":"e_1_2_1_38_1","volume-title":"JESD79-4 151","author":"Standard JEDEC","year":"2012","unstructured":"JEDEC Standard . 2012. DDR4 SDRAM. JEDEC Solid State Technology Association , JESD79-4 151 ( 2012 ). JEDEC Standard. 2012. DDR4 SDRAM. JEDEC Solid State Technology Association, JESD79-4 151 (2012)."},{"key":"e_1_2_1_39_1","volume-title":"High bandwidth memory (HBM) DRAM. JESD235","author":"Standard JEDEC","year":"2013","unstructured":"JEDEC Standard . 2013. High bandwidth memory (HBM) DRAM. JESD235 ( 2013 ). JEDEC Standard. 2013. High bandwidth memory (HBM) DRAM. JESD235 (2013)."},{"key":"e_1_2_1_40_1","volume-title":"JESD79-5","author":"Standard JEDEC","year":"2020","unstructured":"JEDEC Standard . 2020. DDR5 SDRAM. JEDEC Solid State Technology Association , JESD79-5 ( 2020 ). JEDEC Standard. 2020. DDR5 SDRAM. JEDEC Solid State Technology Association, JESD79-5 (2020)."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2974217"},{"key":"e_1_2_1_42_1","unstructured":"Ady Tal. 2012. Intel\u00ae Software Development Emulator. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/intel-software-development-emulator.  Ady Tal. 2012. Intel\u00ae Software Development Emulator. Retrieved from https:\/\/software.intel.com\/en-us\/articles\/intel-software-development-emulator."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2017.02.022"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/1882792.1882865"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220443"},{"key":"e_1_2_1_47_1","volume-title":"HighPerformance Computing on the Intel\u00ae Xeon Phi\u2122","author":"Wang Endong","unstructured":"Endong Wang , Qing Zhang , Bo Shen , Guangyong Zhang , Xiaowei Lu , Qing Wu , and Yajuan Wang . 2014. Intel math kernel library . In HighPerformance Computing on the Intel\u00ae Xeon Phi\u2122 . Springer , 167\u2013188. https:\/\/doi.org\/10.1007\/978-3-319-06486-4_7 10.1007\/978-3-319-06486-4_7 Endong Wang, Qing Zhang, Bo Shen, Guangyong Zhang, Xiaowei Lu, Qing Wu, and Yajuan Wang. 2014. Intel math kernel library. In HighPerformance Computing on the Intel\u00ae Xeon Phi\u2122. Springer, 167\u2013188. https:\/\/doi.org\/10.1007\/978-3-319-06486-4_7"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_2_1_49_1","unstructured":"Henry Wong. 2013. Measuring Reorder Buffer Capacity. Retrieved from http:\/\/blog.stuffedcow.net\/2013\/05\/measuring-rob-capacity\/.  Henry Wong. 2013. Measuring Reorder Buffer Capacity. Retrieved from http:\/\/blog.stuffedcow.net\/2013\/05\/measuring-rob-capacity\/."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"}],"container-title":["ACM Transactions on Modeling and Performance Evaluation of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3475866","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3475866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:28:33Z","timestamp":1750195713000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3475866"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,30]]},"references-count":50,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,6,30]]}},"alternative-id":["10.1145\/3475866"],"URL":"https:\/\/doi.org\/10.1145\/3475866","relation":{},"ISSN":["2376-3639","2376-3647"],"issn-type":[{"value":"2376-3639","type":"print"},{"value":"2376-3647","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,30]]},"assertion":[{"value":"2021-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-10-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}