{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T12:25:20Z","timestamp":1709382320246},"reference-count":0,"publisher":"IBM","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1147\/jrd.2009.5388579","type":"journal-article","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T18:34:14Z","timestamp":1270492454000},"page":"2:1-2:12","source":"Crossref","is-referenced-by-count":4,"title":["IBM System z10 processor cache subsystem microarchitecture"],"prefix":"10.1147","volume":"53","author":[{"given":"P.","family":"Mak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. R.","family":"Walters","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. E.","family":"Strait","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5288520\/5388570\/05388579.pdf?arnumber=5388579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,10]],"date-time":"2016-11-10T19:51:01Z","timestamp":1478807461000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5388579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":0,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2009.5388579","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}