{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T20:34:33Z","timestamp":1649104473136},"reference-count":32,"publisher":"IBM","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. &amp; Dev."],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1147\/jrd.2011.2108112","type":"journal-article","created":{"date-parts":[[2011,5,10]],"date-time":"2011-05-10T20:32:13Z","timestamp":1305059533000},"page":"5:1-5:14","source":"Crossref","is-referenced-by-count":12,"title":["45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for high-performance server and ASIC applications"],"prefix":"10.1147","volume":"55","author":[{"given":"S. S.","family":"Iyer","sequence":"first","affiliation":[]},{"given":"G.","family":"Freeman","sequence":"additional","affiliation":[]},{"given":"C.","family":"Brodsky","sequence":"additional","affiliation":[]},{"given":"A. I.","family":"Chou","sequence":"additional","affiliation":[]},{"given":"D.","family":"Corliss","sequence":"additional","affiliation":[]},{"given":"S. H.","family":"Jain","sequence":"additional","affiliation":[]},{"given":"N.","family":"Lustig","sequence":"additional","affiliation":[]},{"given":"V.","family":"McGahay","sequence":"additional","affiliation":[]},{"given":"S.","family":"Narasimha","sequence":"additional","affiliation":[]},{"given":"J.","family":"Norum","sequence":"additional","affiliation":[]},{"given":"K. A.","family":"Nummy","sequence":"additional","affiliation":[]},{"given":"P.","family":"Parries","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sankaran","sequence":"additional","affiliation":[]},{"given":"C. D.","family":"Sheraw","sequence":"additional","affiliation":[]},{"given":"P. R.","family":"Varanasi","sequence":"additional","affiliation":[]},{"given":"G.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"M. E.","family":"Weybright","sequence":"additional","affiliation":[]},{"given":"X.","family":"Yu","sequence":"additional","affiliation":[]},{"given":"E.","family":"Crabbe","sequence":"additional","affiliation":[]},{"given":"P.","family":"Agnello","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref32","first-page":"1","article-title":"Improved effective switching current (IEFF<ref_formula><tex Notation=\"TeX\">$+$<\/tex><\/ref_formula>) and capacitance methodology for CMOS circuit performance prediction and model-to-hardware correlation","author":"yu","year":"2008","journal-title":"IEDM Tech Dig"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418979"},{"key":"ref30","first-page":"211","article-title":"A 45 nm dual-port SRAM with write and read capability enhancement at low voltage","author":"wang","year":"2007","journal-title":"Proc IEEE Int SOC Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/cr900244n"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.598855"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.776363"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.849225"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.657197"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.712272"},{"key":"ref16","article-title":"IBM, Toppan sign <ref_formula><tex Notation=\"TeX\">$\\$$<\/tex><\/ref_formula> 200 million photomask agreement","author":"clarke","year":"2005","journal-title":"E E Times"},{"key":"ref17","first-page":"486","article-title":"A 500 MHz random cycle 1.5 ns-latency, SOI embedded DRAM macro featuring a 3T micro sense amplifier","author":"barth","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","first-page":"1","article-title":"A 0.127<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex><\/ref_formula> high performance 65 nm SOI based embedded DRAM for on-processor applications","author":"wang","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609315"},{"key":"ref28","first-page":"68","article-title":"A novel 6.4<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}^{2}$<\/tex><\/ref_formula> full-CMOS SRAM cell with aspect ratio of 0.63 in a high-performance 0.25<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula>-generation CMOS technology","author":"kim","year":"1998","journal-title":"VLSI Symp Tech Dig"},{"key":"ref4","article-title":"Intel pushes 193-nm litho down to 15-nm","author":"lapedus","year":"2009","journal-title":"E E Times"},{"key":"ref27","first-page":"1","article-title":"A 45 nm CMOS node Cu\/low-k\/ultra low-k PECVD SiCOH<ref_formula><tex Notation=\"TeX\">$({\\rm k} = 2.4)$<\/tex> <\/ref_formula> BEOL technology","author":"sankaran","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref3","article-title":"Intel drops 157-nm tools from lithography roadmap","author":"lapedus","year":"2003","journal-title":"E E Times"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.655176"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0747"},{"key":"ref5","year":"2007","journal-title":"An Introduction to PhotolithographyImaging"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.712095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.657179"},{"key":"ref2","first-page":"1130","article-title":"A 45 nm low power bulk technology featuring CarbonCo-implantation and laser anneal on 45-rotated substrate","author":"yuan","year":"2008","journal-title":"Proc Int Conf Solid-State Integr -Circuit Technol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/12.536576"},{"key":"ref20","first-page":"1","article-title":"High performance 45-nm SOI technology with enhanced strain, porous low-<ref_formula><tex Notation=\"TeX\">$k$<\/tex> <\/ref_formula> BEOL, and immersion lithography","author":"narasimha","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345390"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2007.4373647"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref23","first-page":"60","article-title":"Stress proximity technique for performance improvement with dual stress liner at 45 nm technology and beyond","author":"chen","year":"2006","journal-title":"VLSI Symp Tech Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.1392976"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.2494\/photopolymer.20.679"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5288520\/5730623\/05742027.pdf?arnumber=5742027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T13:10:53Z","timestamp":1640265053000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5742027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2011.2108112","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}