{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:14Z","timestamp":1772724914822,"version":"3.50.1"},"reference-count":22,"publisher":"IBM","issue":"1.2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1147\/jrd.2011.2173962","type":"journal-article","created":{"date-parts":[[2012,2,2]],"date-time":"2012-02-02T10:11:38Z","timestamp":1328177498000},"page":"1:1-1:12","source":"Crossref","is-referenced-by-count":19,"title":["IBM zEnterprise 196 microprocessor and cache subsystem"],"prefix":"10.1147","volume":"56","author":[{"given":"F.","family":"Busaba","sequence":"first","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. A.","family":"Blake","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Curran","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Fee","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Jacobi","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Schoenaicherstrasse, Boeblingen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.-K.","family":"Mak","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. R.","family":"Prasky","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. R.","family":"Walters","sequence":"additional","affiliation":[{"name":"IBM Systems and Technology Group, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref10","article-title":"Maintaining cache coherence in a multi-node symmetric multiprocessing computer","author":"blake","year":"2010"},{"key":"ref11","article-title":"Horizontal cache persistence in a multi-compute node, symmetric multiprocessing computer","author":"blake","year":"2010"},{"key":"ref12","article-title":"Centralized serialization of requests in a multiprocessor system","author":"blake","year":"2010"},{"key":"ref13","article-title":"Managing concurrent serialized interrupt broadcast commands in a multi-node, symmetric multiprocessing computer","author":"drapala","year":"2010"},{"key":"ref14","article-title":"The next-generation System z micro-processor","author":"curran","year":"2010","journal-title":"Hot Chips 22 Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.364.0713"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.34"},{"key":"ref18","article-title":"Instruction length based cracking for instruction of variable length storage operands","author":"busaba","year":"2010"},{"key":"ref19","article-title":"Cracking destructively overlapping operands in variable length instructions","author":"busaba","year":"2010"},{"key":"ref4","article-title":"Controlling data stream interruptions on a shared interface","author":"drapala","year":"2010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388579"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2177897"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2177106"},{"key":"ref8","article-title":"Mitigating busy time in a high performance cache","author":"berger","year":"2010"},{"key":"ref7","year":"2010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2009.5388586"},{"key":"ref9","article-title":"System refresh in cache memory","author":"blake","year":"2010"},{"key":"ref1","year":"2010"},{"key":"ref20","article-title":"Instruction cracking and issue shortening based on base, index, operands fields and other selected instruction text bits","author":"busaba","year":"2010"},{"key":"ref22","article-title":"Program status word (PSW) based instruction cracking","author":"busaba","year":"2010"},{"key":"ref21","article-title":"History based and alignment based cracking for store multiple instructions to optimize Operand Store Compare penalties","author":"busaba","year":"2010"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5288520\/6136228\/06136232.pdf?arnumber=6136232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:01Z","timestamp":1760982901000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6136232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":22,"journal-issue":{"issue":"1.2"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2011.2173962","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}