{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T21:16:11Z","timestamp":1693862171669},"reference-count":10,"publisher":"IBM","issue":"1.2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1147\/jrd.2011.2177897","type":"journal-article","created":{"date-parts":[[2012,2,2]],"date-time":"2012-02-02T10:11:38Z","timestamp":1328177498000},"page":"3:1-3:11","source":"Crossref","is-referenced-by-count":8,"title":["Server-class DDR3 SDRAM memory buffer chip"],"prefix":"10.1147","volume":"56","author":[{"given":"G. A.","family":"Van Huben","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. D.","family":"Lamb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. B.","family":"Tremaine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. E.","family":"Aleman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. M.","family":"Rubow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. H.","family":"Rider","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. E.","family":"Maule","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. E.","family":"Wazlowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref3","year":"2010","journal-title":"JEDEC DDR3 Specification"},{"key":"ref6","first-page":"1","article-title":"Fully-buffered DIMM technology moves enterprise platforms to the next level","volume":"3","author":"haas","year":"2005","journal-title":"Technology Intel Mag"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref8","year":"2009","journal-title":"Increasing Computing Platform Efficiency Through Innovative Memory Architecture Inphi Corporation iMB Technology white paper Inphi"},{"key":"ref7","year":"2006","journal-title":"Intel 6400\/6402 Advanced Memory Buffer Data Sheet"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2177106"},{"key":"ref1","year":"2009","journal-title":"Cisco Unified Computing System Extended Memory Technology Overview"},{"key":"ref9","author":"nasr","year":"2005","journal-title":"FBsim and the Fully Buffered DIMM memory system architecture"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5288520\/6136228\/06136241.pdf?arnumber=6136241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,14]],"date-time":"2017-11-14T03:05:23Z","timestamp":1510628723000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6136241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":10,"journal-issue":{"issue":"1.2"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2011.2177897","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,1]]}}}