{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T17:32:19Z","timestamp":1770917539171,"version":"3.50.1"},"reference-count":38,"publisher":"IBM","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1147\/jrd.2014.2380200","type":"journal-article","created":{"date-parts":[[2015,2,2]],"date-time":"2015-02-02T15:20:16Z","timestamp":1422890416000},"page":"9:1-9:16","source":"Crossref","is-referenced-by-count":14,"title":["IBM POWER8 circuit design and energy optimization"],"prefix":"10.1147","volume":"59","author":[{"given":"V.","family":"Zyuban","sequence":"first","affiliation":[]},{"given":"J.","family":"Friedrich","sequence":"additional","affiliation":[]},{"given":"D. M.","family":"Dreps","sequence":"additional","affiliation":[]},{"given":"J.","family":"Pille","sequence":"additional","affiliation":[]},{"given":"D. W.","family":"Plass","sequence":"additional","affiliation":[]},{"given":"P. J.","family":"Restle","sequence":"additional","affiliation":[]},{"given":"Z. T.","family":"Deniz","sequence":"additional","affiliation":[]},{"given":"M. M.","family":"Ziegler","sequence":"additional","affiliation":[]},{"given":"S.","family":"Chu","sequence":"additional","affiliation":[]},{"given":"S.","family":"Islam","sequence":"additional","affiliation":[]},{"given":"J.","family":"Warnock","sequence":"additional","affiliation":[]},{"given":"R.","family":"Philhower","sequence":"additional","affiliation":[]},{"given":"R. M.","family":"Rao","sequence":"additional","affiliation":[]},{"given":"G. S.","family":"Still","sequence":"additional","affiliation":[]},{"given":"D. W.","family":"Shan","sequence":"additional","affiliation":[]},{"given":"E.","family":"Fluhr","sequence":"additional","affiliation":[]},{"given":"J.","family":"Paredes","sequence":"additional","affiliation":[]},{"given":"D. F.","family":"Wendel","sequence":"additional","affiliation":[]},{"given":"C. J.","family":"Gonzalez","sequence":"additional","affiliation":[]},{"given":"D.","family":"Hogenmiller","sequence":"additional","affiliation":[]},{"given":"R.","family":"Puri","sequence":"additional","affiliation":[]},{"given":"S. A.","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"S. D.","family":"Posluszny","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840885"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2371454"},{"key":"ref31","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"0","journal-title":"Proc IEEE APEC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279598"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0641"},{"key":"ref35","article-title":"IBM PowerPC 405EP Expands Family","author":"halfhill","year":"2002","journal-title":"Microprocessor Report"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358553"},{"key":"ref10","first-page":"104","article-title":"Steamroller: An x86-64 Core Implemented in 28 nm Bulk CMOS","author":"gillespie","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref11","first-page":"110","article-title":"A 3 GHz 64 b ARM v8 Processor in 40 nm Bulk CMOS Technology","author":"yeung","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"key":"ref13","article-title":"Converged Large Block and Structured Synthesis for High Performance Microprocessor \nDesigns","author":"cho","year":"2012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451954"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451954"},{"key":"ref16","article-title":"Soft Hierarchy-Based Physical Synthesis for Large-Scale, High-Performance \nCircuits","author":"cho","year":"2013"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629335"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261846"},{"key":"ref19","first-page":"178","article-title":"POWER7 local clocking and clocked storage elements","author":"warnock","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"ref4","first-page":"1","article-title":"The POWER8 Processor: Designed for Big Data, Analytics, and Cloud Environments","author":"friedrich","year":"0","journal-title":"Proc Int Conf IC Des Technol"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917501"},{"key":"ref3","first-page":"3.3.1","article-title":"22 nm High-Performance SOI Technology Featuring Dual-Embedded Stressors, Epi-Plate High-K Deep-Trench \nEmbedded DRAM and Self-Aligned Via 15LM BEOL","author":"narasimha","year":"0","journal-title":"Proc IEEE IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080611"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218068"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380197"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"ref9","first-page":"102","article-title":"Ivytown: A 22 nm 15-Core Enterprise Xeon Processor Family","author":"rusu","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref1","first-page":"96","article-title":"POWER8: A 12-Core Server-Class Processor in 22 nm SOI with 7.6 Tb\/s Off-Chip \nBandwidth","author":"fluhr","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.95"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref23","first-page":"344","article-title":"A 32 kB 2R\/1W L1 Data Cache in 45 nm SOI Technology for the POWER7 Processor","author":"pille","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838005"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/7029148\/07029208.pdf?arnumber=7029208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:14Z","timestamp":1760982914000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7029208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2014.2380200","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}