{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:53:34Z","timestamp":1761008014730,"version":"build-2065373602"},"reference-count":26,"publisher":"IBM","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1147\/jrd.2014.2380252","type":"journal-article","created":{"date-parts":[[2015,2,2]],"date-time":"2015-02-02T15:20:16Z","timestamp":1422890416000},"page":"5:1-5:14","source":"Crossref","is-referenced-by-count":3,"title":["Performance-optimized gate-first 22-nm SOI technology with embedded DRAM"],"prefix":"10.1147","volume":"59","author":[{"given":"G.","family":"Freeman","sequence":"first","affiliation":[]},{"given":"P.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"E. R.","family":"Engbrecht","sequence":"additional","affiliation":[]},{"given":"K. J.","family":"Giewont","sequence":"additional","affiliation":[]},{"given":"D. F.","family":"Hilscher","sequence":"additional","affiliation":[]},{"given":"M.","family":"Lagus","sequence":"additional","affiliation":[]},{"given":"T. J.","family":"McArdle","sequence":"additional","affiliation":[]},{"given":"B.","family":"Morgenfeld","sequence":"additional","affiliation":[]},{"given":"S.","family":"Narasimha","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Norum","sequence":"additional","affiliation":[]},{"given":"K. A.","family":"Nummy","sequence":"additional","affiliation":[]},{"given":"P.","family":"Parries","sequence":"additional","affiliation":[]},{"given":"G.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"J. K.","family":"Winslow","sequence":"additional","affiliation":[]},{"given":"P.","family":"Agnello","sequence":"additional","affiliation":[]},{"given":"R.","family":"Malik","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref10","first-page":"616","article-title":"A 0.039 \n$\\mu \\hbox{m}^{2}$ high performance eDRAM cell based on 32 nm \nhigh-K\/metal SOI technology","author":"butt","year":"0","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232872"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2108112"},{"key":"ref13","first-page":"140","article-title":"High performance 32 nm SOI CMOS with high-k\/metal gate and 0.149\n$\\mu \\hbox{m}2$ SRAM and ultra low-k back end with eleven levels of \ncopper","author":"greene","year":"0","journal-title":"Proc Symp VLSIT"},{"key":"ref14","first-page":"129","article-title":"High performance bulk planar 20 nm CMOS technology for low power mobile \napplications","author":"shang","year":"0","journal-title":"Proc Symp VLSIT"},{"key":"ref15","first-page":"154","article-title":"Band-engineered low PMOS VT with high-K\/metal gates featured in a dual channel CMOS integration \nscheme","author":"harris","year":"0","journal-title":"Proc Symp VLSI Technol"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131580"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.900860"},{"key":"ref18","first-page":"236","article-title":"2nd generation dual-channel optimization with cSiGe for 22 nm HP technology and \nbeyond","author":"ortolland","year":"0","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346877"},{"key":"ref4","first-page":"112","article-title":"Design technology co-optimization in technology definition for 22 nm and beyond","author":"northrop","year":"0","journal-title":"Proc Symp VLSIT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376131"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.814680"},{"key":"ref5","article-title":"Double patterning addressing imaging challenges for near- and sub-\n${\\rm k}1=0.25$ node layouts","author":"seo","year":"0","journal-title":"Proc SPIE Photomask Next-Generation Lithography Mask Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.713277"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.845984"},{"key":"ref2","first-page":"4c.4.1","article-title":"Intrinsic dielectric stack reliability of a high performance bulk planar 20 nm replacement gate high-\n$\\kappa$ metal gate technology and comparison to 28 nm gate first \nhigh-\n$\\kappa$ metal gate process","author":"mcmahon","year":"0","journal-title":"Proc IEEE IRPS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380200"},{"key":"ref1","first-page":"3.3.1","article-title":"22 nm high-performance SOI technology featuring dual-embedded stressors, epi-plate high-K deep-trench \nembedded DRAM and self-aligned via 15LM BEOL","author":"narasimha","year":"0","journal-title":"Proc IEEE Int Electron Devices Meet"},{"key":"ref20","first-page":"44","article-title":"Strained Si channel MOSFETs with embedded silicon carbon formed by solid phase \neptiaxy","author":"liu","year":"0","journal-title":"Proc Symp VLSI Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131628"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2193129"},{"key":"ref24","article-title":"Early inline detection of systematic defects using ATPG & commonality analysis on product-like logic \nyield learning vehicle","author":"beaudoin","year":"2013","journal-title":"Proc Int Symp Testing Failure Anal"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479161"},{"key":"ref26","first-page":"295","article-title":"Early detection of systematic patterning problems for a 22 nm SOI technology using E-beam hot spot \ninspection","author":"patterson","year":"0","journal-title":"Proc 14th ASMC"},{"key":"ref25","first-page":"97","article-title":"22 nm technology yield optimization using multivariate 3D virtual fabrication","author":"cipriany","year":"0","journal-title":"Prod Int Conf SISPAD"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/7029148\/07029175.pdf?arnumber=7029175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:14Z","timestamp":1760982914000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7029175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2014.2380252","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"type":"print","value":"0018-8646"},{"type":"electronic","value":"0018-8646"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}