{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:14Z","timestamp":1772724914730,"version":"3.50.1"},"reference-count":16,"publisher":"IBM","issue":"4\/5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1147\/jrd.2015.2428591","type":"journal-article","created":{"date-parts":[[2015,8,3]],"date-time":"2015-08-03T14:23:29Z","timestamp":1438611809000},"page":"3:1-3:14","source":"Crossref","is-referenced-by-count":9,"title":["The IBM z13 processor cache subsystem"],"prefix":"10.1147","volume":"59","author":[{"given":"C. R.","family":"Walters","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Mak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D. P. D.","family":"Berger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. A.","family":"Blake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. C.","family":"Bronson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. D.","family":"Klapproth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. J.","family":"O'Neill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. J.","family":"Sonnelitter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. K.","family":"Papazova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2429031"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2177106"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380200"},{"key":"ref13","author":"cragon","year":"1996","journal-title":"Memory Systems and Pipelined Processors"},{"key":"ref14","article-title":"Multilevel cache hierarchy for finding a cache line on a remote node","author":"bronson","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2432651"},{"key":"ref4","first-page":"46","article-title":"5.5 GHz System z microprocessor and multi-chip module","author":"warnock","year":"0","journal-title":"Proc IEEE ISSCC"},{"key":"ref3","year":"2013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2446031"},{"key":"ref5","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2177107"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2173962"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2429032"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2418591"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2445031"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/7175088\/07175140.pdf?arnumber=7175140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:15Z","timestamp":1760982915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7175140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":16,"journal-issue":{"issue":"4\/5"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2015.2428591","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}