{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:14Z","timestamp":1772724914748,"version":"3.50.1"},"reference-count":23,"publisher":"IBM","issue":"2\/3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2018,3,1]]},"DOI":"10.1147\/jrd.2018.2800218","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T14:35:31Z","timestamp":1517409331000},"page":"9:1-9:12","source":"Crossref","is-referenced-by-count":13,"title":["IBM z14 design methodology enhancements in the 14-nm technology node"],"prefix":"10.1147","volume":"62","author":[{"given":"C.","family":"Berry","sequence":"first","affiliation":[]},{"given":"J.","family":"Warnock","sequence":"additional","affiliation":[]},{"given":"J.","family":"Badar","sequence":"additional","affiliation":[]},{"given":"D. G.","family":"Bair","sequence":"additional","affiliation":[]},{"given":"E.","family":"Behnen","sequence":"additional","affiliation":[]},{"given":"B.","family":"Bell","sequence":"additional","affiliation":[]},{"given":"A.","family":"Buyuktosunoglu","sequence":"additional","affiliation":[]},{"given":"C.","family":"Cavitt","sequence":"additional","affiliation":[]},{"given":"P.","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"O.","family":"Geva","sequence":"additional","affiliation":[]},{"given":"D.","family":"Hamid","sequence":"additional","affiliation":[]},{"given":"J.","family":"Isakson","sequence":"additional","affiliation":[]},{"given":"P. M.","family":"Lobo","sequence":"additional","affiliation":[]},{"given":"F.","family":"Malgioglio","sequence":"additional","affiliation":[]},{"given":"G.","family":"Mayer","sequence":"additional","affiliation":[]},{"given":"J. L.","family":"Neves","sequence":"additional","affiliation":[]},{"given":"T.","family":"Strach","sequence":"additional","affiliation":[]},{"given":"J.","family":"Surprise","sequence":"additional","affiliation":[]},{"given":"C.","family":"Vezyrtzis","sequence":"additional","affiliation":[]},{"given":"T.","family":"Webel","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wolpert","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946042"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2800499"},{"key":"ref12","article-title":"eFinale—Integration platform for high performance design","author":"neves","year":"0","journal-title":"Proc 48th ACM\/IEEE Des Autom Conf"},{"key":"ref13","article-title":"New net properties and methods to generating these properties during virtual timing optimization for\n early planning of VT, area and layer congestion","author":"alpert","year":"2014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2446872"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870449"},{"key":"ref16","article-title":"IBM power systems 775 for AIX and Linux HPC solution","author":"quintero","year":"0"},{"key":"ref17","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2109230"},{"key":"ref19","article-title":"IBM Platform LSF implementation scenario in an IBM iDataPlex cluster","author":"quintero","year":"0"},{"key":"ref4","first-page":"832703-1?832703-12","article-title":"Implications of triple patterning for 14nm node design and patterning","volume":"8327","author":"lucas","year":"2012","journal-title":"Proc SPIE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284647"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2385755"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169308"},{"key":"ref7","first-page":"43","article-title":"IBM zEnterprise redundant array of independent memory subsystem","volume":"56","author":"meaney","year":"2015","journal-title":"IBM J Res & Dev"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2798340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2798718"},{"key":"ref9","article-title":"Converged large block and structured synthesis for high performance microprocessor designs","author":"cho","year":"2012"},{"key":"ref20","year":"2016"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"ref21","article-title":"Implementing the IBM general parallel file system (GPFS) in a cross-platform environment","author":"quintero","year":"0"},{"key":"ref23","year":"0"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8353167\/08276267.pdf?arnumber=8276267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:21Z","timestamp":1760982921000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8276267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,1]]},"references-count":23,"journal-issue":{"issue":"2\/3"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2018.2800218","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,1]]}}}