{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:08:59Z","timestamp":1761588539402,"version":"build-2065373602"},"reference-count":11,"publisher":"IBM","issue":"2\/3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1147\/jrd.2018.2800518","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T14:35:31Z","timestamp":1517409331000},"page":"11:1-11:7","source":"Crossref","is-referenced-by-count":14,"title":["Process technology for IBM 14-nm processor designs featuring silicon-on-insulator FinFETs"],"prefix":"10.1147","volume":"62","author":[{"given":"S. R.","family":"Stiffler","sequence":"first","affiliation":[]},{"given":"R.","family":"Ramachandran","sequence":"additional","affiliation":[]},{"given":"W. K.","family":"Henson","sequence":"additional","affiliation":[]},{"given":"N. D.","family":"Zamdmer","sequence":"additional","affiliation":[]},{"given":"K.","family":"McStay","sequence":"additional","affiliation":[]},{"given":"G.","family":"La Rosa","sequence":"additional","affiliation":[]},{"given":"K. M.","family":"Boyd","sequence":"additional","affiliation":[]},{"given":"S.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"C.","family":"Ortolland","sequence":"additional","affiliation":[]},{"given":"P. C.","family":"Parries","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/JSSC.2015.2456873","article-title":"A 14 nm 1.1Mb embedded\n DRAM macro with 1ns access","volume":"51","author":"fredeman","year":"2016","journal-title":"IEEE J Solid State Circuits"},{"key":"ref3","first-page":"3.1.1","article-title":"An enhanced 16 nm\n CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high\n performance applications","author":"wu","year":"0","journal-title":"Proc Int Electron Device Meeting"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2423634"},{"key":"ref6","first-page":"129","article-title":"High performance bulk\n planar 20 nm CMOS technology for low power mobile applications","author":"shang","year":"0","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref11","first-page":"2f.2.1","article-title":"Transistor aging and\n reliability in 14 nm tri-gate technology","author":"novak","year":"0","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref5","first-page":"1","article-title":"Simple gate metal anneal\n (SIGMA) stack for FinFET replacement metal gate toward 14 nm and beyond","author":"ando","year":"0","journal-title":"Proc Symp VLSI Technol Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424375"},{"key":"ref7","first-page":"50","article-title":"POWER9: A processor\n family optimized for cognitive computing with 256 Gb\/s accelerator links and 16 Gb\/s PCIe Gen4","author":"gonzalez","year":"0","journal-title":"IEEE Int Solid State Circuits Conf Dig Tech Papers"},{"key":"ref2","first-page":"3.7.1","article-title":"A 14 nm Logic\n technology featuring 2nd-generation FinFET transistors, air-gapped interconnects, self-aligned double patterning and a\n 0.0588 m2 SRAM cell size","author":"natarajan","year":"0","journal-title":"Proc Int Electron Device Meeting"},{"key":"ref9","first-page":"3.3.1","article-title":"22 nm\n high-performance SOI technology featuring dual-embedded stressors, epi-plate high-K deep-trench embedded DRAM and\n self-aligned via 15LM BEOL","author":"narasimha","year":"0","journal-title":"Proc Int Electron Device Meeting"},{"key":"ref1","first-page":"3.8.1","article-title":"High performance 14\n nm SOI FinFET CMOS technology with 0.0174 ?m2 embedded DRAM and 15 levels of Cu metallization","author":"lin","year":"0","journal-title":"Proc Int Electron Device Meeting"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8353167\/08276292.pdf?arnumber=8276292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:03:29Z","timestamp":1761588209000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8276292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":11,"journal-issue":{"issue":"2\/3"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2018.2800518","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"type":"print","value":"0018-8646"},{"type":"electronic","value":"0018-8646"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}