{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:58:55Z","timestamp":1767085135621,"version":"build-2065373602"},"reference-count":19,"publisher":"IBM","issue":"4\/5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1147\/jrd.2018.2846158","type":"journal-article","created":{"date-parts":[[2018,6,12]],"date-time":"2018-06-12T15:23:46Z","timestamp":1528817026000},"page":"4:1-4:11","source":"Crossref","is-referenced-by-count":11,"title":["IBM POWER9 circuit design and energy optimization for 14-nm technology"],"prefix":"10.1147","volume":"62","author":[{"given":"E. J.","family":"Fluhr","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. M.","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Bertran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref10","first-page":"303","article-title":"A system of array families and synthesized soft arrays for the POWER9 processor in 14nm SOI FinFET\n technology","author":"salz","year":"2017","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"},{"key":"ref11","first-page":"288","article-title":"Basic problems for electromigration in VLSI applications","author":"ho","year":"1982","journal-title":"Proc Int Rel Phys Symp"},{"key":"ref12","first-page":"156","article-title":"Fast power grid simulation","author":"nassif","year":"0","journal-title":"Proc 37th Des Autom Conf"},{"key":"ref13","article-title":"Performance analysis and modeling of deep trench decoupling capacitor for 32nm high-performance SOI\n processors and beyond","author":"jayaraman","year":"0","journal-title":"Proc IEEE Int Conf IC Des Technol"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref16","first-page":"199","article-title":"Systematic energy characterization of CMP\/SMT processor systems via automated micro-benchmarks","author":"bertran","year":"0","journal-title":"Proc 45th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref17","first-page":"368","article-title":"Voltage noise in multi-core processors: Empirical characterization and optimization\n opportunities","author":"bertran","year":"0","journal-title":"Proc 47th Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2446872"},{"key":"ref19","first-page":"438","article-title":"26.2 Power supply noise in a 22nm z13 microprocessor","author":"chuang","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/JSSC.2015.2473655","article-title":"A 16 nm all-digital auto-calibrating adaptive clock distribution for supply voltage droop\n tolerance across a wide operating range","volume":"51","author":"bowman","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","first-page":"334","article-title":"Microprocessor power optimization through multi-performance device insertion","author":"yeager","year":"0","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref6","first-page":"458","article-title":"Efficient PVT independent abstraction for large IP blocks for hierarchical power analysis","author":"dhanwada","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"year":"0","key":"ref5"},{"key":"ref8","article-title":"Formal1: A method to uncover redundancy in the design","author":"nalla","year":"0","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref7","first-page":"571","article-title":"Virtual logic netlist: Enabling efficient RTL analysis","author":"rachamalla","year":"0","journal-title":"Proc 16th Int Symp Quality Electron Syst"},{"key":"ref2","first-page":"3.8.1","article-title":"High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15\n levels of Cu metallization","author":"lin","year":"2014","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref1","first-page":"50","article-title":"3.1 POWER9: A processor family optimized for cognitive computing with 25Gb\/s accelerator links and\n 16Gb\/s PCIe Gen4","author":"gonzalez","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"9:1","DOI":"10.1147\/JRD.2014.2380200","article-title":"IBM POWER8 circuit design and energy optimization","volume":"59","author":"zyuban","year":"2015","journal-title":"IBM J Res & Dev"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8458346\/08383685.pdf?arnumber=8383685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:03:30Z","timestamp":1761588210000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8383685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":19,"journal-issue":{"issue":"4\/5"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2018.2846158","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"type":"print","value":"0018-8646"},{"type":"electronic","value":"0018-8646"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}