{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:52:07Z","timestamp":1767844327759,"version":"3.49.0"},"reference-count":23,"publisher":"IBM","issue":"4\/5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. &amp; Dev."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1147\/jrd.2018.2846959","type":"journal-article","created":{"date-parts":[[2018,6,22]],"date-time":"2018-06-22T14:54:15Z","timestamp":1529679255000},"page":"6:1-6:10","source":"Crossref","is-referenced-by-count":8,"title":["IBM POWER9 system software"],"prefix":"10.1147","volume":"62","author":[{"given":"J.","family":"Jann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Mackerras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Ludden","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gschwind","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Ouren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Jacobs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. F.","family":"Veale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Edelsohn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2845599"},{"key":"ref11","article-title":"Linux on power architecture platform reference","year":"0"},{"key":"ref12","article-title":"POWER9 chip technology","author":"stuecheli","year":"2016","journal-title":"Proc OpenPOWER Summit Europe"},{"key":"ref13","first-page":"1","article-title":"POWER9: Processor for the cognitive era","author":"thompto","year":"2016","journal-title":"Proc IEEE Hot Chips 28 Symp"},{"key":"ref14","article-title":"POWER9 processor user's manual: OpenPOWER, version 1.0","year":"0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2016.2527418"},{"key":"ref16","year":"2008"},{"key":"ref17","article-title":"Power architecture 64-Bit ELF V2 ABI specification","year":"2015"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1147\/JRD.2015.2426576","article-title":"The SIMD accelerator for business analytics on the IBM z13","volume":"59","author":"schwarz","year":"2015","journal-title":"IBM J Res & Dev"},{"key":"ref19","article-title":"Computer\n instructions for limiting access violation reporting when accessing strings and similar data structures","author":"gschwind","year":"2014"},{"key":"ref4","first-page":"337","article-title":"Hash, don't cache (the page table)","author":"yanic","year":"2016","journal-title":"Proc ACM Sigmetrics Int Conf Meas Model Comput Sci"},{"key":"ref3","article-title":"Managing translation of a same address across multiple contexts using a same entry in a translation\n lookaside buffer","author":"bybell","year":"2012"},{"key":"ref6","article-title":"Managing translations across multiple contexts using a TLB with entries directed to multiple privilege\n levels and to multiple types of address spaces","author":"bybell","year":"2014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref8","article-title":"Techniques for indicating a preferred virtual processor thread to service an interrupt in a data\n processing system","author":"arndt","year":"0"},{"key":"ref7","article-title":"Linux Kernel source code repository","year":"0"},{"key":"ref2","article-title":"Selectable address translation mechanisms","author":"bybell","year":"2012"},{"key":"ref1","year":"2017"},{"key":"ref9","article-title":"Techniques for escalating interrupts in a data processing system to a higher software stack level","author":"arndt","year":"0"},{"key":"ref20","article-title":"Processing page fault exceptions in supervisory software when accessing strings and similar data\n structures using normal load instructions","author":"gschwind","year":"2014"},{"key":"ref22","article-title":"Vector load with instruction-specified byte count less than a vector size for big and little\n endian processing","author":"gschwind","year":"0"},{"key":"ref21","article-title":"Exception preserving parallel data processing of string and unstructured text","author":"gschwind","year":"2015"},{"key":"ref23","article-title":"Simultaneously capturing status information for multiple operating modes","author":"gschwind","year":"0"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8458346\/08392671.pdf?arnumber=8392671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:03:29Z","timestamp":1761588209000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8392671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":23,"journal-issue":{"issue":"4\/5"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2018.2846959","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}