{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:13:36Z","timestamp":1774721616428,"version":"3.50.1"},"reference-count":40,"publisher":"IBM","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1147\/jrd.2019.2934050","type":"journal-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T16:02:36Z","timestamp":1565280156000},"page":"8:1-8:14","source":"Crossref","is-referenced-by-count":55,"title":["AI hardware acceleration with analog memory: Microarchitectures for low energy at high speed"],"prefix":"10.1147","volume":"63","author":[{"given":"H.-Y.","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3176-0059","authenticated-orcid":false,"given":"P.","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. C.","family":"Lewis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N. C. P.","family":"Farinha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Hosokawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8413-5583","authenticated-orcid":false,"given":"C.","family":"Mackin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5717-2549","authenticated-orcid":false,"given":"G. W.","family":"Burr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2796379"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2017.2716579"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2911537"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042462"},{"key":"ref35","article-title":"Nvidia volta Gv100 12nm finfet GPU detailed","year":"0"},{"key":"ref34","first-page":"35","article-title":"A scalable multi-TeraOPS deep learning processor core for AI training and inference","author":"fleischer","year":"0","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref40","article-title":"Penn Tree Bank (PTB)","year":"2015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref12","first-page":"4.4.1","article-title":"Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: Comparative performance analysis (accuracy, speed, and power)","author":"burr","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351656"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727298"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4856"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/aac8a5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998164"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2017.83"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1038\/323533a0","article-title":"Learning representations by backpropagating errors","volume":"323","author":"rumelhart","year":"1986","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201604310"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614558"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614551"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2778940"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510648"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy neuromorphic hardware acceleration of neural network training using analog memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8894910\/08792205.pdf?arnumber=8792205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T17:55:27Z","timestamp":1760982927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8792205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":40,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2019.2934050","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}