{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:41:08Z","timestamp":1776879668198,"version":"3.51.2"},"reference-count":50,"publisher":"IBM","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1147\/jrd.2019.2940427","type":"journal-article","created":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T06:13:13Z","timestamp":1568182393000},"page":"5:1-5:16","source":"Crossref","is-referenced-by-count":46,"title":["Silicon interconnect fabric: A versatile heterogeneous integration platform for AI systems"],"prefix":"10.1147","volume":"63","author":[{"given":"S. S.","family":"Iyer","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8279-8882","authenticated-orcid":false,"given":"S.","family":"Jangam","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6176-5918","authenticated-orcid":false,"given":"B.","family":"Vaisband","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref39","first-page":"1605","article-title":"PowerTherm attachment process for power delivery and heat extraction in the silicon-interconnect fabric","author":"ambhore","year":"2019","journal-title":"Proc IEEE Electron Compon Technol Conf"},{"key":"ref38","first-page":"50","article-title":"3.1 POWER9™: A processor family optimized for cognitive computing with 25 Gb\/s accelerator links and 16 Gb\/s PCIe Gen4","author":"gonzalez","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746230"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2279597"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/JSSC.2015.2472598","article-title":"The Xeon® processor E5-2600 v3: A 22-nm 18-core product family","volume":"51","author":"bowhill","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"9:1?9:16","DOI":"10.1147\/JRD.2014.2380200","article-title":"IBM POWER8 circuit design and energy optimization","volume":"59","author":"zyuban","year":"2015","journal-title":"IBM J Res Dev"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"12:1?12:10","DOI":"10.1147\/JRD.2018.2847178","article-title":"IBM POWER9 package technology and design","volume":"62","author":"chun","year":"2018","journal-title":"IBM J Res Dev"},{"key":"ref36","first-page":"1:1?1:13","article-title":"Design of the IBM Blue Gene\/Q compute chip","volume":"57","author":"haring","year":"2013","journal-title":"IBM J Res Dev"},{"key":"ref35","first-page":"70","article-title":"Over one million TPCC with a 45-nm 6-Core Xeon® CPU","author":"kuppuswamy","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"9:1?9:14","DOI":"10.1147\/JRD.2011.2105692","article-title":"Design methodology for the IBM POWER7 microprocessor","volume":"55","author":"friedrich","year":"2011","journal-title":"IBM J Res Dev"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"4:1?4:11","DOI":"10.1147\/JRD.2018.2846158","article-title":"IBM POWER9 circuit design and energy optimization for 14-nm technology","volume":"62","author":"fluhr","year":"2018","journal-title":"IBM J Res Dev"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/et.2019.0227"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870256"},{"key":"ref2","article-title":"Trilogy systems","year":"0","journal-title":"Wikipedia the Free Encyclopedia"},{"key":"ref1","article-title":"Orthogonal scaling to extend computing to the ‘cognitive’ era","author":"iyer","year":"2014","journal-title":"Proc GOMACTech Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542178"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2017.246"},{"key":"ref21","article-title":"Die vs. chip – What's the difference?","year":"0"},{"key":"ref24","article-title":"Introduction and overview of microelectronics packaging","author":"brown","year":"1999","journal-title":"Advanced Electronic Packaging With Emphasis on Multichip Modules"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1147\/rd.494.0777","article-title":"Microminiature packaging and integrated circuitry: The work of E. F. Rent, with an application to on-chip interconnection requirements","volume":"49","author":"lanzerotti","year":"2005","journal-title":"IBM J Res Dev"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3317550.3321446"},{"key":"ref25","article-title":"Transistor count","year":"0","journal-title":"Wikipedia the Free Encyclopedia"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00197"},{"key":"ref10","article-title":"Tesla GPU accelerators for servers","year":"2016"},{"key":"ref11","year":"2016"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.217"},{"key":"ref12","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2723319"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.02BC03"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00099"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.261"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"5:1?5:14","DOI":"10.1147\/JRD.2011.2108112","article-title":"45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for high-performance server and ASIC applications","volume":"55","author":"iyer","year":"2011","journal-title":"IBM J Res Dev"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1147\/rd.492.0333","article-title":"Embedded DRAM: Technology platform for the Blue Gene\/L Chip","volume":"49","author":"iyer","year":"2005","journal-title":"IBM J Res Dev"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2976742"},{"key":"ref49","first-page":"1","article-title":"Bilayer passivation film for Cu interconnects on Si interconnect fabric","author":"shakoorzadeh","year":"2019","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref46","first-page":"1228","article-title":"Dynamic thermal management for silicon interconnect fabric using flash cooling","author":"shah","year":"2019","journal-title":"Proc 6th Intersoc Conf Thermal Thermomech Phenomena in Electron Syst"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232872"},{"key":"ref48","first-page":"543","article-title":"Integration and characterization of InP dies on silicon interconnect fabric","author":"sorensen","year":"2019","journal-title":"Proc IEEE Electron Compon Technol Conf"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00288"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169101"},{"key":"ref41","first-page":"138","article-title":"Network on interconnect fabric","author":"vaisband","year":"2018","journal-title":"Proc IEEE Int Symp Qual Electron Des"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00093"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.09.031"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8894910\/08827922.pdf?arnumber=8827922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,3]],"date-time":"2022-05-03T19:56:00Z","timestamp":1651607760000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8827922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":50,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2019.2940427","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}