{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T00:50:50Z","timestamp":1773881450301,"version":"3.50.1"},"reference-count":58,"publisher":"IBM","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. &amp; Dev."],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1147\/jrd.2019.2947008","type":"journal-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T16:03:55Z","timestamp":1570809835000},"page":"7:1-7:16","source":"Crossref","is-referenced-by-count":27,"title":["Deep learning acceleration based on in-memory computing"],"prefix":"10.1147","volume":"63","author":[{"given":"E.","family":"Eleftheriou","sequence":"first","affiliation":[]},{"given":"M. Le","family":"Gallo","sequence":"additional","affiliation":[]},{"given":"S. R.","family":"Nandakumar","sequence":"additional","affiliation":[]},{"given":"C.","family":"Piveteau","sequence":"additional","affiliation":[]},{"given":"I.","family":"Boybat","sequence":"additional","affiliation":[]},{"given":"V.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Khaddam-Aljameh","sequence":"additional","affiliation":[]},{"given":"M.","family":"Dazzi","sequence":"additional","affiliation":[]},{"given":"I.","family":"Giannopoulos","sequence":"additional","affiliation":[]},{"given":"G.","family":"Karunaratne","sequence":"additional","affiliation":[]},{"given":"B.","family":"Kersting","sequence":"additional","affiliation":[]},{"given":"M.","family":"Stanisavljevic","sequence":"additional","affiliation":[]},{"given":"V. P.","family":"Jonnalagadda","sequence":"additional","affiliation":[]},{"given":"N.","family":"Ioannou","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kourtis","sequence":"additional","affiliation":[]},{"given":"P. A.","family":"Francese","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sebastian","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"key":"ref39","year":"2018"},{"key":"ref38","article-title":"Phase-change memory models for deep learning training and inference","author":"nandakumar","year":"0","journal-title":"Proc IEEE Int Conf Electron Circuits Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.70"},{"key":"ref32","article-title":"Mixed-precision deep learning based on computational memory","author":"nandakumar","year":"0"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1038\/s41586-018-0180-5","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"ambrogio","year":"2018","journal-title":"Nature"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042408"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599664"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms5314"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2591181"},{"key":"ref28","first-page":"4035","article-title":"ZipML: Training linear models with end-to-end low precision, and a little bit of deep learning","volume":"70","author":"zhang","year":"2017","journal-title":"Proc 34th Int Conf Mach Learn"},{"key":"ref27","article-title":"Deep neural networks are robust to weight binarization and other non-linear distortions","author":"merolla","year":"2016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref22","article-title":"Mixed-precision training of deep neural networks using computational memory","author":"nandakumar","year":"2017"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351656"},{"key":"ref24","first-page":"1737","article-title":"Deep learning with limited numerical precision","volume":"37","author":"gupta","year":"2015","journal-title":"Proc 32nd Int Conf Mach Learn"},{"key":"ref23","first-page":"168t","article-title":"Computational memory-based inference and training of deep neural networks","author":"sebastian","year":"2019","journal-title":"Proc Symp VLSI Technol"},{"key":"ref26","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc Advances Neural Inf Process Syst"},{"key":"ref25","article-title":"Rounding methods for neural networks with low resolution synaptic weights","author":"muller","year":"2015"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref57","first-page":"388","article-title":"A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN-Based AI Edge processors","author":"xue","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052950"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref54","article-title":"5 Parallel Prism: a topology for communication-efficient implementations of convolutional neural networks on computational memory","author":"dazzi","year":"2019"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201301940"},{"key":"ref11","article-title":"Buddy-RAM: Improving the performance and efficiency of bulk bitwise operations using DRAM","author":"seshadri","year":"2016"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2017.7974095"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2248","DOI":"10.1002\/adfm.201202383","article-title":"Beyond von-neumann computing with nanoscale phase-change memory devices","volume":"23","author":"wright","year":"2013","journal-title":"Adv Functional Mater"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2457243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-01481-9"},{"key":"ref15","first-page":"28.3.1","article-title":"Compressed sensing recovery using computational memory","author":"le gallo","year":"2017","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2865352"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201705914"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2778940"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"4123","DOI":"10.1073\/pnas.1815682116","article-title":"Solving matrix equations in one step with cross-point resistive arrays","volume":"10","author":"sun","year":"2019","journal-title":"Proc Nat Acad Sci USA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nphys2566"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"key":"ref49","year":"2017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614558"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms9181"},{"key":"ref48","first-page":"265","article-title":"TensorFlow: A system for large-scale machine learning","author":"abadi","year":"2016","journal-title":"Proc 12th USENIX Symp Operating Syst Des Implementation"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700627"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2018.8603100"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724727"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702714"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/8894910\/08865099.pdf?arnumber=8865099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T17:57:49Z","timestamp":1761242269000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8865099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":58,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2019.2947008","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}