{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:08:02Z","timestamp":1761588482085,"version":"build-2065373602"},"reference-count":14,"publisher":"IBM","issue":"3\/4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2020,5,1]]},"DOI":"10.1147\/jrd.2019.2963637","type":"journal-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T16:59:20Z","timestamp":1599238760000},"page":"2:1-2:10","source":"Crossref","is-referenced-by-count":2,"title":["Redefining IBM power system design for CORAL"],"prefix":"10.1147","volume":"64","author":[{"given":"S.","family":"Roberts","sequence":"first","affiliation":[]},{"given":"C.","family":"Mann","sequence":"additional","affiliation":[]},{"given":"C.","family":"Marroquin","sequence":"additional","affiliation":[]}],"member":"3082","reference":[{"article-title":"Summer 2019 meeting, September, NSERC","year":"2019","author":"stephan","key":"ref10"},{"key":"ref11","first-page":"121","article-title":"Efficient data sharing on heterogeneous systems","author":"garc\u00eda-flores","year":"0","journal-title":"Proc 46th Int Conf Parallel Process"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"ref13","article-title":"Functionality and performance of NVLink with POWER9 processors","volume":"62","year":"2018","journal-title":"IBM J Res Dev"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1147\/JRD.2014.2380198","article-title":"CAPI: A coherent accelerator processor interface","volume":"59","author":"stuecheli","year":"2015","journal-title":"IBM J Res Dev"},{"year":"2019","author":"hill","key":"ref4"},{"year":"2019","author":"jones","key":"ref3"},{"key":"ref6","first-page":"269","article-title":"RSVM: A region-based software virtual memory for GPU","author":"ji","year":"0","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2012.79"},{"year":"2018","author":"caldeira","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.55"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00055"},{"year":"2019","author":"morgan","key":"ref1"},{"year":"2000","key":"ref9","article-title":"InfiniBand architecture specification: Release 1.0"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/9093089\/08949743.pdf?arnumber=8949743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:03:33Z","timestamp":1761588213000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8949743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,1]]},"references-count":14,"journal-issue":{"issue":"3\/4"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2019.2963637","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"type":"print","value":"0018-8646"},{"type":"electronic","value":"0018-8646"}],"subject":[],"published":{"date-parts":[[2020,5,1]]}}}