{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,3]],"date-time":"2022-05-03T20:11:37Z","timestamp":1651608697113},"reference-count":14,"publisher":"IBM","issue":"5\/6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IBM J. Res. & Dev."],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1147\/jrd.2020.3008106","type":"journal-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T20:43:47Z","timestamp":1599252227000},"page":"9:1-9:10","source":"Crossref","is-referenced-by-count":0,"title":["Design and verification of DEFLATE acceleration as an architected instruction in z15"],"prefix":"10.1147","volume":"64","author":[{"given":"M.","family":"Klein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Misra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Abali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sethia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Weishaupt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Giamei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Farrell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. J.","family":"Slegel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"3082","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.386220"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"key":"ref12","first-page":"502","article-title":"Architectural verification of large multiprocessor computers","author":"duale","year":"2004","journal-title":"Proc Int Conf Parallel Distrib Process Techn Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2664243.2664288"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2020.3008101"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2859564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534536"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1951"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2430091"},{"key":"ref8","article-title":"z\/Architecture principles of operation","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1950"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2178737"}],"container-title":["IBM Journal of Research and Development"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5288520\/9177188\/09138699.pdf?arnumber=9138699","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,3]],"date-time":"2022-05-03T19:56:52Z","timestamp":1651607812000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9138699\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":14,"journal-issue":{"issue":"5\/6"},"URL":"https:\/\/doi.org\/10.1147\/jrd.2020.3008106","relation":{},"ISSN":["0018-8646","0018-8646"],"issn-type":[{"value":"0018-8646","type":"print"},{"value":"0018-8646","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9]]}}}