{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,9]],"date-time":"2024-08-09T14:10:10Z","timestamp":1723212610039},"reference-count":0,"publisher":"Wiley","issue":"1-4","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000183","name":"Army Research Office","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000183","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2001,1]]},"abstract":"<jats:p>Silicon\u2010hydrogen bonds passivate the interface defects at the silicon\u2010silicon dioxide\ninterface of CMOS transistors. The activation of these bonds and subsequent creation\nof interface traps is an important source of transistor degradation at current operating\nconditions. There is now evidence for a distribution in the activation energies of these\nbonds instead of a single threshold value. We show that conventional CMOS scaling\nrules are substantially affected by this energy distribution, as it causes an increased\nprobability of smaller devices having lower activation thresholds and therefore faster\nactivation times. Further, we quantify the voltage shift necessary to overcome the\ndecreased yield due to the increased number of early device failures, and show, for\n0.1 \u03bcm MOSFET scaling, that this shift can be a considerable fraction of the\nconventionally designed supply voltage.<\/jats:p>","DOI":"10.1155\/2001\/90787","type":"journal-article","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T13:00:57Z","timestamp":1190120457000},"page":"111-115","update-policy":"http:\/\/dx.doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Impact of Scaling on CMOS Chip Failure Rate,and Design Rules for Hot Carrier Reliability"],"prefix":"10.1155","volume":"13","author":[{"given":"Amr","family":"Haggag","sequence":"first","affiliation":[]},{"given":"William","family":"McMahon","sequence":"additional","affiliation":[]},{"given":"Karl","family":"Hess","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Fischer","sequence":"additional","affiliation":[]},{"given":"Leonard F.","family":"Register","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2001,1]]},"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2001\/090787.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2001\/90787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,9]],"date-time":"2024-08-09T13:33:58Z","timestamp":1723210438000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2001\/90787"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,1]]},"references-count":0,"journal-issue":{"issue":"1-4","published-print":{"date-parts":[[2001,1]]}},"alternative-id":["10.1155\/2001\/90787"],"URL":"https:\/\/doi.org\/10.1155\/2001\/90787","archive":["Portico"],"relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2001,1]]},"assertion":[{"value":"2001-01-01","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}