{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T03:52:19Z","timestamp":1648525939336},"reference-count":3,"publisher":"Springer Science and Business Media LLC","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["EURASIP Journal on Embedded Systems"],"published-print":{"date-parts":[[2007]]},"DOI":"10.1155\/2007\/41867","type":"journal-article","created":{"date-parts":[[2007,2,5]],"date-time":"2007-02-05T14:39:44Z","timestamp":1170686384000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Prerouted FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System"],"prefix":"10.1186","volume":"2007","author":[{"given":"Timothy F.","family":"Oliver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Douglas L.","family":"Maskell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"25","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1999"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.853340"}],"container-title":["EURASIP Journal on Embedded Systems"],"original-title":[],"language":"en","deposited":{"date-parts":[[2011,3,2]],"date-time":"2011-03-02T05:06:20Z","timestamp":1299042380000},"score":1,"resource":{"primary":{"URL":"http:\/\/jes.eurasipjournals.com\/content\/2007\/1\/041867"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":3,"alternative-id":["041867","41867"],"URL":"https:\/\/doi.org\/10.1155\/2007\/41867","relation":{},"ISSN":["1687-3955"],"issn-type":[{"value":"1687-3955","type":"print"}],"subject":[],"published":{"date-parts":[[2007]]}}}