{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:05:02Z","timestamp":1740135902059,"version":"3.37.3"},"reference-count":12,"publisher":"Wiley","license":[{"start":{"date-parts":[[2007,3,13]],"date-time":"2007-03-13T00:00:00Z","timestamp":1173744000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2007,3,13]]},"abstract":"<jats:p>A low-cost low-power DTV tuner for current digital television application is described. In order to increase integration level and reduce power consumption for off-air DTV tuner application, an SAW-filterless tuner front-end architecture is adopted. As a part of the concept, key building blocks for this architecture are implemented on a main stream 0.35 <mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\"><mml:mi>\u03bc<\/mml:mi><\/mml:math>m CMOS technology. Experimental measurements for the prototype chip validate the system architecture; the prototype consumes 300 mw and achieves 45 dB of image rejection ratio within the entire 750 MHz frequency band.<\/jats:p>","DOI":"10.1155\/2007\/71974","type":"journal-article","created":{"date-parts":[[2007,4,2]],"date-time":"2007-04-02T12:34:47Z","timestamp":1175517287000},"page":"1-13","source":"Crossref","is-referenced-by-count":3,"title":["Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting"],"prefix":"10.1155","volume":"2007","author":[{"given":"Jianhong","family":"Xiao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5745-9005","authenticated-orcid":true,"given":"Guang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Tianwei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Silva-Martinez","sequence":"additional","affiliation":[]}],"member":"311","reference":[{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.293114"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807407"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.482196"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.924850"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814436"},{"volume-title":"RF Microelectronics","year":"1997","key":"12"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/22.739252"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.890303"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.846672"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.391112"},{"volume-title":"Design of Analog CMOS Integrated Circuits","year":"2001","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813228"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2007\/071974.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2007\/071974.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,8]],"date-time":"2020-12-08T20:33:49Z","timestamp":1607459629000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2007\/071974\/abs\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,13]]},"references-count":12,"alternative-id":["071974","71974"],"URL":"https:\/\/doi.org\/10.1155\/2007\/71974","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2007,3,13]]}}}