{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:50:42Z","timestamp":1753883442996,"version":"3.41.2"},"reference-count":15,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2008,7,20]],"date-time":"2008-07-20T00:00:00Z","timestamp":1216512000000},"content-version":"vor","delay-in-days":201,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC 96-2923-E-110-001-MY2","NHRI-EX97-9732EI"],"award-info":[{"award-number":["NSC 96-2923-E-110-001-MY2","NHRI-EX97-9732EI"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000002","name":"National Institutes of Health","doi-asserted-by":"publisher","award":["NSC 96-2923-E-110-001-MY2","NHRI-EX97-9732EI"],"award-info":[{"award-number":["NSC 96-2923-E-110-001-MY2","NHRI-EX97-9732EI"]}],"id":[{"id":"10.13039\/100000002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2008,1]]},"abstract":"<jats:p>A novel approach is proposed in this paper for the implementation of 2D DWT using hybrid wave\u2010pipelining (WP). A digital circuit may be operated at a higher frequency by using either pipelining or WP. Pipelining requires additional registers and it results in more area, power dissipation and clock routing complexity. Wave\u2010pipelining does not have any of these disadvantages but requires complex trial and error procedure for tuning the clock period and clock skew between input and output registers. In this paper, a hybrid scheme is proposed to get the benefits of both pipelining and WP techniques. In this paper, two automation schemes are proposed for the implementation of 2D DWT using hybrid WP on both \nXilinx, San Jose, CA, USA and Altera FPGAs. In the first scheme, Built\u2010in self\u2010test (BIST) approach is used to choose the clock skew and clock period for I\/O registers between the wave\u2010pipelined blocks. In the second approach, an on\u2010chip soft\u2010core processor is used to choose the clock skew and clock period. The results for the hybrid WP are compared with nonpipelined and pipelined approaches. From the implementation results, the hybrid WP scheme requires the same area but faster than the nonpipelined scheme by a factor of 1.25\u20131.39. The pipelined scheme is faster than the hybrid scheme by a factor of 1.15\u20131.39 at the cost of an increase in the number of registers by a factor of 1.78\u20132.73, increase in the number of LEs by a factor of 1.11\u20131.32 and it increases the clock routing complexity.<\/jats:p>","DOI":"10.1155\/2008\/512746","type":"journal-article","created":{"date-parts":[[2008,7,22]],"date-time":"2008-07-22T12:45:27Z","timestamp":1216730727000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["VLSI Implementation of Hybrid Wave\u2010Pipelined 2D DWT Using Lifting Scheme"],"prefix":"10.1155","volume":"2008","author":[{"given":"G.","family":"Seetharaman","sequence":"first","affiliation":[]},{"given":"B.","family":"Venkataramani","sequence":"additional","affiliation":[]},{"given":"G.","family":"Lakshminarayanan","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2008,7,20]]},"reference":[{"key":"e_1_2_8_1_2","doi-asserted-by":"crossref","unstructured":"MartinG.andChangH. System-on-chip design Proceedings of the 4th International Conference on ASIC (ASICON\u203201) October 2001 Shanghai China 12\u201317 https:\/\/doi.org\/10.1109\/ICASIC.2001.982487.","DOI":"10.1109\/ICASIC.2001.982487"},{"key":"e_1_2_8_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819226"},{"key":"e_1_2_8_3_2","doi-asserted-by":"crossref","unstructured":"LakshminarayananG. VenkataramaniB. bvenki@nitt.edu KumarJ. S. YousufA. K. andSriramG. Design and FPGA implementation of image block encoders with 2D-DWT 3 Proceedings of IEEE Conference on Convergent Technologies for Asia-Pacific Region (TENCON \u203203) October 2003 Bangalore India 1015\u20131019 https:\/\/doi.org\/10.1109\/TENCON.2003.1273400.","DOI":"10.1109\/TENCON.2003.1273400"},{"volume-title":"VLSI Signal Processing Systems","year":"1999","author":"Parhi K. K.","key":"e_1_2_8_4_2"},{"key":"e_1_2_8_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF02476026"},{"volume-title":"JPEG2000 Standard for Image Compression Concepts, Algorithms and VLSI Architectures","year":"2005","author":"Aharya T.","key":"e_1_2_8_6_2"},{"key":"e_1_2_8_7_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3206-4","volume-title":"Wave-Pipelining: Theory and CMOS Implementation","author":"Gray C. T.","year":"1994"},{"key":"e_1_2_8_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"e_1_2_8_9_2","doi-asserted-by":"crossref","unstructured":"BoemoE. I. Lopez-BuedoS. andMenesesJ. M. Wave pipelines via look-up tables 4 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u203296) May 1996 Atlanta Ga USA 185\u2013188 https:\/\/doi.org\/10.1109\/ISCAS.1996.541931.","DOI":"10.1109\/ISCAS.1996.541931"},{"key":"e_1_2_8_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850086"},{"key":"e_1_2_8_11_2","unstructured":"Altera documentation library Altera Corporation San Jose Calif USA 2003."},{"key":"e_1_2_8_12_2","unstructured":"Xilinx documentation library Xilinx Corporation San Jose Calif USA."},{"volume-title":"Application Specific Integrated Circuits","year":"2003","author":"Smith M. J. S.","key":"e_1_2_8_13_2"},{"key":"e_1_2_8_14_2","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1080\/03772063.2006.11416466","article-title":"Design and FPGA implementation of self tuned wave-pipelined filters","volume":"52","author":"Seetharaman G.","year":"2006","journal-title":"IETE Journal of Research"},{"key":"e_1_2_8_15_2","doi-asserted-by":"crossref","unstructured":"SeetharamanG.andVenkataramaniB. SOC implementation of wave-pipelined circuits Proceedings of IEEE International Conference on Field-Programmable Technology (ICFPT \u203207) December 2007 Kitakyushu Japan 9\u201316 https:\/\/doi.org\/10.1109\/FPT.2007.4439226.","DOI":"10.1109\/FPT.2007.4439226"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2008\/512746.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2008\/512746.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2008\/512746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T13:30:12Z","timestamp":1719581412000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2008\/512746"}},"subtitle":[],"editor":[{"given":"Tsutomu","family":"Sasao","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.1155\/2008\/512746"],"URL":"https:\/\/doi.org\/10.1155\/2008\/512746","archive":["Portico"],"relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2008,1]]},"assertion":[{"value":"2007-07-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-06-05","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"512746"}}