{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:42Z","timestamp":1758893502482,"version":"3.41.2"},"reference-count":45,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2009,7,22]],"date-time":"2009-07-22T00:00:00Z","timestamp":1248220800000},"content-version":"vor","delay-in-days":202,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>Runtime adaptivity of hardware in processor architectures is a novel trend, which is under investigation in a variety of research labs all over the world. The runtime exchange of modules, implemented on a reconfigurable hardware, affects the instruction flow (e.g., in reconfigurable instruction set processors) or the data flow, which has a strong impact on the performance of an application. Furthermore, the choice of a certain processor architecture related to the class of target applications is a crucial point in application development. A simple example is the domain of high\u2010performance computing applications found in meteorology or high\u2010energy physics, where vector processors are the optimal choice. A classification scheme for computer systems was provided in 1966 by Flynn where single\/multiple data and instruction streams were combined to four types of architectures. This classification is now used as a foundation for an extended classification scheme including runtime adaptivity as further degree of freedom for processor architecture design. The developed scheme is validated by a multiprocessor system implemented on reconfigurable hardware as well as by a classification of existing static and reconfigurable processor systems.<\/jats:p>","DOI":"10.1155\/2009\/395018","type":"journal-article","created":{"date-parts":[[2009,7,22]],"date-time":"2009-07-22T15:00:07Z","timestamp":1248274807000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A Taxonomy of Reconfigurable Single\u2010\/Multiprocessor Systems\u2010on\u2010Chip"],"prefix":"10.1155","volume":"2009","author":[{"given":"Diana","family":"G\u00f6hringer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Perschke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2009,7,22]]},"reference":[{"unstructured":"GaryA. The Power of Parallelism IEEE Computer World November 2001 http:\/\/www.computerworld.com.","key":"e_1_2_7_1_2"},{"doi-asserted-by":"crossref","unstructured":"VogtT.andWehnN. A reconfigurable application specific instruction set processor for viterbi and log-MAP decoding Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS \u203206) October 2006 Banff Canada 142\u2013147 https:\/\/doi.org\/10.1109\/SIPS.2006.352570.","key":"e_1_2_7_2_2","DOI":"10.1109\/SIPS.2006.352570"},{"doi-asserted-by":"crossref","unstructured":"BauerL. ShaflqueM. andHenkelJ. A computation- and communication-infrastructure for modular special instructions in a dynamically reconfigurable processor Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203208) September 2008 Heidelberg Germany 203\u2013208 https:\/\/doi.org\/10.1109\/FPL.2008.4629932.","key":"e_1_2_7_3_2","DOI":"10.1109\/FPL.2008.4629932"},{"doi-asserted-by":"crossref","unstructured":"BobdaC. HallerT. M\u00fchlbauerF. RechD. andJungS. Design of adaptive multiprocessor on chip systems Proceedings of the 20th Symposium on Integrated Circuits and System Design (SBCCI \u203207) September 2007 Rio de Janeiro Brazil 177\u2013183 https:\/\/doi.org\/10.1145\/1284480.1284531.","key":"e_1_2_7_4_2","DOI":"10.1145\/1284480.1284531"},{"key":"e_1_2_7_5_2","first-page":"181","article-title":"Autovision\u2014a run-time reconfigurable MPSoC architecture for future driver assistance systems","volume":"49","author":"Claus C.","year":"2007","journal-title":"Information Technology Journal"},{"doi-asserted-by":"crossref","unstructured":"G\u00f6hringerD. H\u00fcbnerM. SchatzV. andBeckerJ. Runtime adaptive multi-processor system-on-chip: RAMPSoC Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium (IPDPS \u203208) April 2008 Miami Fla USA https:\/\/doi.org\/10.1109\/IPDPS.2008.4536503.","key":"e_1_2_7_6_2","DOI":"10.1109\/IPDPS.2008.4536503"},{"doi-asserted-by":"publisher","key":"e_1_2_7_7_2","DOI":"10.1109\/PROC.1966.5273"},{"unstructured":"Cray XD1 Datasheet http:\/\/www.cray.com.","key":"e_1_2_7_8_2"},{"doi-asserted-by":"publisher","key":"e_1_2_7_9_2","DOI":"10.1109\/12.773792"},{"key":"e_1_2_7_10_2","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/0141-9331(95)01076-9","article-title":"Reconfigurable processor architectures","volume":"20","author":"Page I.","year":"1996","journal-title":"Microprocessors & Microsystems"},{"doi-asserted-by":"crossref","unstructured":"HartensteinR. A decade of reconfigurable computing: a visionary retrospective Proceedings of Design Automation and Test in Europe (DATE \u203201) March 2001 Munich Germany 642\u2013649.","key":"e_1_2_7_11_2","DOI":"10.1109\/DATE.2001.915091"},{"doi-asserted-by":"crossref","unstructured":"SimaM. VassiliadisS. CotofanaS. D. van EijndhovenJ. T. J. andVissersK. A. Field-programmable custom computing machines\u2014a taxonomy Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203202) September 2002 Montpellier France 79\u201388.","key":"e_1_2_7_12_2","DOI":"10.1007\/3-540-46117-5_10"},{"doi-asserted-by":"crossref","unstructured":"RadunovicB.andMilutinovicV. A survey of reconfigurable computing architectures Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203298) 1998 Tallin Estonia 376\u2013385.","key":"e_1_2_7_13_2","DOI":"10.1007\/BFb0055265"},{"unstructured":"Xilinx PowerPC Processor Reference Guide http:\/\/www.xilinx.com.","key":"e_1_2_7_14_2"},{"unstructured":"Xilinx MicroBlaze Reference Guide http:\/\/www.xilinx.com.","key":"e_1_2_7_15_2"},{"unstructured":"GaislerJ. The LEON Processor User\u2032s Manual http:\/\/www.gaisler.com.","key":"e_1_2_7_16_2"},{"doi-asserted-by":"publisher","key":"e_1_2_7_17_2","DOI":"10.1145\/358234.358246"},{"doi-asserted-by":"publisher","key":"e_1_2_7_18_2","DOI":"10.1109\/TVLSI.2004.830918"},{"doi-asserted-by":"crossref","unstructured":"RosasR. L. de LucaA. andSantillanF. B. SIMD architecture for image segmentation using sobel operators implemented in FPGA technology Proceedings of the 2nd International Conference on Electrical and Electronics Engineering ((ICEEE \u203205) September 2005 77\u201380 https:\/\/doi.org\/10.1109\/ICEEE.2005.1529577.","key":"e_1_2_7_19_2","DOI":"10.1109\/ICEEE.2005.1529577"},{"doi-asserted-by":"crossref","unstructured":"BonnotP. LemonnierF. EdelinG. GaillatG. RuchO. andGaugetP. Definition and SIMD implementation of a multi-processing architecture approach on FPGA Proceedings of Design Automation and Test in Europe (DATE \u203208) March 2008 Munich Germany 610\u2013615 https:\/\/doi.org\/10.1109\/DATE.2008.4484744.","key":"e_1_2_7_20_2","DOI":"10.1109\/DATE.2008.4484744"},{"unstructured":"NEC Electronics Europe IMAPCAR\u2014the solution to automotive embedded image processing http:\/\/www.eu.necel.com.","key":"e_1_2_7_21_2"},{"unstructured":"NEC SX-6 Series http:\/\/www.nec.co.jp\/press\/en\/0110\/0301.html.","key":"e_1_2_7_22_2"},{"unstructured":"ASCI-Red http:\/\/www.sandia.gov\/ASCI\/Red.","key":"e_1_2_7_23_2"},{"unstructured":"Intel Itanium Processor 9100 Series Product Brief http:\/\/www.intel.com.","key":"e_1_2_7_24_2"},{"unstructured":"PhamD. AsanoS. BolligerM.et al. The design and implementation of a first-generation CELL processor 48 Proceedings of IEEE International Solid-State Circuits Conference (ISSCC \u203205) February 2005 San Francisco Calif USA 184\u2013592.","key":"e_1_2_7_25_2"},{"doi-asserted-by":"publisher","key":"e_1_2_7_26_2","DOI":"10.1109\/TSE.2002.1033225"},{"doi-asserted-by":"crossref","unstructured":"LodiA. CiccarelliL. MucciC. GiansanteR. andCappelliA. An embedded reconfigurable datapath for SoC Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM \u203205) April 2005 Napa Valley Calif USA 303\u2013304 https:\/\/doi.org\/10.1109\/FCCM.2005.18.","key":"e_1_2_7_27_2","DOI":"10.1109\/FCCM.2005.18"},{"doi-asserted-by":"crossref","unstructured":"ShelburneM. PattersonC. AthanasP. JonesM. MartinB. andFongR. Metawire: using FPGA configuration circuitry to emulate a network-on-chip Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203208) September 2008 Heidelberg Germany 257\u2013262 https:\/\/doi.org\/10.1109\/FPL.2008.4629941.","key":"e_1_2_7_28_2","DOI":"10.1109\/FPL.2008.4629941"},{"unstructured":"SanderO. BraunL. andBeckerJ. An exploitation of data reallocation by performing internal FPGA self-reconfiguration mechanisms Proceedings of the Reconfigurable Computing: Architectures Tools and Applications (ARC \u203208) March 2008 London UK 312\u2013317.","key":"e_1_2_7_29_2"},{"key":"e_1_2_7_30_2","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1007\/s11554-008-0095-8","article-title":"Adaptive real time image processing exploiting two dimensional reconfigurable architecture","volume":"4","author":"Braun L.","year":"2009","journal-title":"Journal of Real-Time Image Processing, Springer"},{"doi-asserted-by":"crossref","unstructured":"SmitL. T. RauwerdaG. K. MolderinkA. WolkotteP. T. andSmitG. J. M. Implementation of a 2-D 8 \u00d7 8 IDCT on the reconfigurable Montium core Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203207) August 2007 Amsterdam The Netherlands 562\u2013566 https:\/\/doi.org\/10.1109\/FPL.2007.4380717.","key":"e_1_2_7_31_2","DOI":"10.1109\/FPL.2007.4380717"},{"doi-asserted-by":"publisher","key":"e_1_2_7_32_2","DOI":"10.1109\/12.859540"},{"doi-asserted-by":"crossref","unstructured":"DeleddaA. MucciC. VitkovskiA.et al. Design of a HW\/SW communication infrastructure for a heterogeneous reconfigurable processor Proceedings of Design Automation and Test in Europe (DATE \u203208) March 2008 Munich Germany 1352\u20131357 https:\/\/doi.org\/10.1109\/DATE.2008.4484867.","key":"e_1_2_7_33_2","DOI":"10.1109\/DATE.2008.4484867"},{"doi-asserted-by":"crossref","unstructured":"BeckerJ. Configurable systems-on-chip: commercial and academic approaches 2 Proceedings of the IEEE 9th International Conference on Electronics Circuits and Systems (ICECS \u203202) Dubrovnik Croatia September 2002 809\u2013812.","key":"e_1_2_7_34_2","DOI":"10.1109\/ICECS.2002.1046297"},{"key":"e_1_2_7_35_2","doi-asserted-by":"crossref","first-page":"167","DOI":"10.3233\/EMC-2006-00032","article-title":"RC-SIMD: reconfigurable communication SIMD architecture for image processing applications","volume":"2","author":"Fatemi H.","year":"2006","journal-title":"Journal of Embedded Computing"},{"doi-asserted-by":"publisher","key":"e_1_2_7_36_2","DOI":"10.1023\/A:1008159121620"},{"unstructured":"PaulssonK. H\u00fcbnerM. ZouH. andBeckerJ. Realization of real-time control flow oriented automotive applications on a soft-core multiprocessor system based on Xilinx Virtex-II FPGAs Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC \u203205) February 2005 Algarve Portugal 103\u2013110.","key":"e_1_2_7_37_2"},{"doi-asserted-by":"crossref","unstructured":"CappelliA. LodiA. MucciC. TomaM. andCampiF. A dataflow control unit for C-to-configurable pipelines compilation flow Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM \u203204) April 2004 Napa Valley Calif USA 332\u2013333.","key":"e_1_2_7_38_2","DOI":"10.1109\/FCCM.2004.2"},{"unstructured":"BerekovicM. KansteinA. andMeiB. Mapping MPEG video decoders on the ADRES reconfigurable array processor for next generation multi-mode mobile terminals Proceedings of the Global Signal Processing Conferences & Expos for the Industry: TV to Mobile (GSPX \u203206) March 2006 Amsterdam The Netherlands.","key":"e_1_2_7_39_2"},{"key":"e_1_2_7_40_2","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/92.678880","article-title":"Improving functional density using runtime circuit reconfiguration","volume":"6","author":"Wirthlin J. M.","year":"1998","journal-title":"IEEE Transactions on VLSI"},{"doi-asserted-by":"crossref","unstructured":"BenoitP. SassatelliG. TorresL. DemignyD. RobertM. andCambonG. Metrics for digital signal processing architectures characterization: remanence and scalability 3133 2004 128\u2013137 Lecture Notes in Computer Science.","key":"e_1_2_7_41_2","DOI":"10.1007\/978-3-540-27776-7_14"},{"volume-title":"Specification and Design of Embedded Systems","year":"1994","author":"Gajski D. D.","key":"e_1_2_7_42_2"},{"doi-asserted-by":"crossref","unstructured":"G\u00f6hringerD. H\u00fcbnerM. PerschkeT. andBeckerJ. New dimensions for multiprocessor architectures: on demand heterogeneity infrastructure and performance through reconfigurability: the RAMPSoC approach Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203208) September 2008 Heidelberg Germany 495\u2013498 https:\/\/doi.org\/10.1109\/FPL.2008.4629992.","key":"e_1_2_7_43_2","DOI":"10.1109\/FPL.2008.4629992"},{"doi-asserted-by":"publisher","key":"e_1_2_7_44_2","DOI":"10.1109\/2.976921"},{"doi-asserted-by":"crossref","unstructured":"WolkotteP. T. SmitG. J. M. KavaldjievN. BeckerJ. E. andBeckerJ. Energy model of networks-on-chip and a bus Proceedings of the International Symposium on System-on-Chip (SoC \u203205) November 2005 Tampere Finland 82\u201385.","key":"e_1_2_7_45_2","DOI":"10.1109\/ISSOC.2005.1595650"}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/395018.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/395018.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2009\/395018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T09:16:37Z","timestamp":1739265397000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2009\/395018"}},"subtitle":[],"editor":[{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":45,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1155\/2009\/395018"],"URL":"https:\/\/doi.org\/10.1155\/2009\/395018","archive":["Portico"],"relation":{},"ISSN":["1687-7195","1687-7209"],"issn-type":[{"type":"print","value":"1687-7195"},{"type":"electronic","value":"1687-7209"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2008-12-19","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-05-12","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-07-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"395018"}}