{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:55:12Z","timestamp":1753883712401,"version":"3.41.2"},"reference-count":32,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2009,11,30]],"date-time":"2009-11-30T00:00:00Z","timestamp":1259539200000},"content-version":"vor","delay-in-days":333,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>Embedded system design is increasingly based on single chip multiprocessors because of the high performance and flexibility requirements. Embedded multiprocessors on FPGA provide the additional flexibility by allowing customization through addition of hardware accelerators on FPGA when parallel software implementation does not provide the expected performance. And the overall multiprocessor architecture is still kept for additional applications. This provides a transition to software only parallel implementation while avoiding pure hardware implementation. An automatic design flow is proposed well suited for data flow signal processing exhibiting both pipelining and data parallel mode of execution. Fork\u2010Join model\u2010based software parallelization is explored to find out the best parallelization configuration. C\u2010based synthesis coprocessor is added to improve performance with more hardware resource usage. The  Triple Data Encryption Standard (TDES) cryptographic algorithm on a 48\u2010PE single\u2010chip distributed memory multiprocessor is selected as an application example of the flow.<\/jats:p>","DOI":"10.1155\/2009\/631490","type":"journal-article","created":{"date-parts":[[2009,12,1]],"date-time":"2009-12-01T07:47:44Z","timestamp":1259653664000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography"],"prefix":"10.1155","volume":"2009","author":[{"given":"Xinyu","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Hammami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2009,11,30]]},"reference":[{"key":"e_1_2_9_1_2","unstructured":"http:\/\/www.itrs.net\/."},{"volume-title":"Computer Architecture: A Quantitative Approach","year":"2006","author":"Hennessy J. L.","key":"e_1_2_9_2_2"},{"volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","year":"1999","author":"Culler D.","key":"e_1_2_9_3_2"},{"volume-title":"Multiprocessor Systems-on-Chip","year":"2004","author":"Jerraya A. A.","key":"e_1_2_9_4_2"},{"key":"e_1_2_9_5_2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012370521-1\/50002-3"},{"key":"e_1_2_9_6_2","doi-asserted-by":"crossref","unstructured":"ItoM. HattoriT. YoshidaY.et al. An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler Proceedings of IEEE International Solid State Circuits Conference (ISSCC \u203208) February 2008 San Francisco Calif USA 90\u2013598 2-s2.0-34548855675 https:\/\/doi.org\/10.1109\/ISSCC.2008.4523071.","DOI":"10.1109\/ISSCC.2008.4523071"},{"key":"e_1_2_9_7_2","unstructured":"ARM 11 MPCore http:\/\/www.arm.com\/products\/CPUs\/ARM11MPCoreMultiprocessor.html."},{"key":"e_1_2_9_8_2","unstructured":"MIPS32\u2009\u00ae1004KTMCore http:\/\/www.mips.com\/products\/processors\/32\u201064\u2010bit\u2010cores\/mips32\u20101004k."},{"key":"e_1_2_9_9_2","unstructured":"ShibaharaS. TakadaM. KameiT.et al. SH-X3: SuperH multi-core for embedded systems Proceedings of the 19th Symposium on High Performance Chips (Hot Chips \u203207) August 2007 Stanford Calif USA."},{"key":"e_1_2_9_10_2","unstructured":"Texas Instruments Multicore Fact Sheet SC-07175."},{"key":"e_1_2_9_11_2","unstructured":"Texas Instruments TMS320C6474 Multicore DSP SPRS552 October 2008."},{"key":"e_1_2_9_12_2","unstructured":"Texas Instruments TMS320VC5441 Fixed-Point DSP data manual SPRS122F October 2008."},{"key":"e_1_2_9_13_2","unstructured":"QorIQTMP4080 Communications Processor http:\/\/www.freescale.com\/webapp\/sps\/site\/overview.jsp?nodeId=0162468rH3bTdG25E4."},{"key":"e_1_2_9_14_2","unstructured":"MiyamoriT. Venezia: a scalable multicore subsystem for multimedia applications Proceedings of the 8th International Forum on Application-Specific Multi-Processor SoC June 2008 Aachen Germany."},{"key":"e_1_2_9_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297683"},{"key":"e_1_2_9_16_2","doi-asserted-by":"crossref","unstructured":"NikolovH. nikolov@liacs.nl ThompsonM. mthompsn@science.uva.nl StefanovT.stefanov@liacs.nl et al. Daedalus: toward composable multimedia MP-SoC design Proceedings of the 45th Design Automation Conference (DAC \u203208) June 2008 Anaheim Calif USA 574\u2013579 2-s2.0-34247267792 https:\/\/doi.org\/10.1109\/DAC.2008.4555882.","DOI":"10.1145\/1391469.1391615"},{"key":"e_1_2_9_17_2","doi-asserted-by":"crossref","unstructured":"HaubeltC. haubelt@cs.fau.de SchlichterT. KeinertJ. andMeredithM. mmeredith@ForteDS.com SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models Proceedings of the 45th Design Automation Conference (DAC \u203208) June 2008 Anaheim Calif USA 580\u2013585 2-s2.0-38849174692 https:\/\/doi.org\/10.1145\/1391469.1391616.","DOI":"10.1145\/1391469.1391616"},{"key":"e_1_2_9_18_2","doi-asserted-by":"publisher","DOI":"10.1155\/ES\/2006\/54074"},{"key":"e_1_2_9_19_2","unstructured":"http:\/\/www.eve\u2010team.com\/."},{"key":"e_1_2_9_20_2","unstructured":"http:\/\/www.xilinx.com\/."},{"key":"e_1_2_9_21_2","unstructured":"http:\/\/www.arteris.com\/."},{"key":"e_1_2_9_22_2","unstructured":"http:\/\/www.impulsec.com\/."},{"key":"e_1_2_9_23_2","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/71043"},{"key":"e_1_2_9_24_2","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/685128"},{"key":"e_1_2_9_25_2","doi-asserted-by":"crossref","unstructured":"WangZ.andzhoukun.wang@ensta.fr HammamiO. omar.hammami@ensta.fr C-based hardware-accelerator coprocessing for SOC an quantitative area-performance evaluation Proceedings of the 15th IEEE International Conference on Electronics Circuits and Systems (ICECS \u203208) August-September 2008 Saint Julians Malta 522\u2013525 2-s2.0-34547995546 https:\/\/doi.org\/10.1109\/ICECS.2008.4674905.","DOI":"10.1109\/ICECS.2008.4674905"},{"key":"e_1_2_9_26_2","unstructured":"Open core protocol specification release 2.2 OCP-International Partnership 2008."},{"key":"e_1_2_9_27_2","unstructured":"FIPS 46-3 Data Encryption Standard (DES) National Institute of Standards and Technology October 1999."},{"key":"e_1_2_9_28_2","unstructured":"FIPS 197 Advanced Encryption Standard (AES) National Institute of Standards and Technology November 2001."},{"key":"e_1_2_9_29_2","unstructured":"Recommendation for block cipher modes of operation-methods and techniques NIST Special Publication 800-38A 2001 Edition."},{"key":"e_1_2_9_30_2","doi-asserted-by":"crossref","unstructured":"KitsosP. GoudevenosS. andKoufopavlouO. VLSI omplementations of the triple-DES block cipher 1 Proceedings of the 10th IEEE International Conference on Electronics Circuits and Systems (ICECS \u203203) December 2003 Shariqah United Arab Emirates 76\u201379 https:\/\/doi.org\/10.1109\/ICECS.2003.1301980.","DOI":"10.1109\/ICECS.2003.1301980"},{"key":"e_1_2_9_31_2","unstructured":"High performance DES and triple-DES cores for Xilinx FPGA Helion Technology 2003."},{"key":"e_1_2_9_32_2","unstructured":"PashamV.andTrimbergerS. High-speed DES and triple-DES encryptor-decryptor Xilinx Inc. August 2001."}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/631490.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/631490.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2009\/631490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T13:39:32Z","timestamp":1718026772000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2009\/631490"}},"subtitle":[],"editor":[{"given":"Andres","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1155\/2009\/631490"],"URL":"https:\/\/doi.org\/10.1155\/2009\/631490","archive":["Portico"],"relation":{},"ISSN":["1687-7195","1687-7209"],"issn-type":[{"type":"print","value":"1687-7195"},{"type":"electronic","value":"1687-7209"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2009-06-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-09-09","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-11-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"631490"}}