{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:51:31Z","timestamp":1753883491260,"version":"3.41.2"},"reference-count":21,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T00:00:00Z","timestamp":1251676800000},"content-version":"vor","delay-in-days":242,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>This paper presents a concept for an SDRAM controller targeting video processing platforms with dynamically reconfigurable processing units (RPUs). A priority\u2010arbitration algorithm provides the required QoS and supports high bit\u2010rate data streaming of multiple clients. Conforming to common video data structures the controller organizes the memory in partitions, frames, lines, and pixels. The raised level of abstraction drastically reduces the complexity of clients\u2032 addressing logic. Its uniform interface structure facilitates instantiations in systems with various clients. In addition to SDRAM controllers for regular applications, special demands of reconfigurable platforms have to be satisfied. The aim of this work is to minimize the number of required bus macros leading to relaxed place and route constraints and reducing the number of critical design paths. A suitable interface protocol is presented, and fundamental implementation issues are outlined.<\/jats:p>","DOI":"10.1155\/2009\/851613","type":"journal-article","created":{"date-parts":[[2009,8,31]],"date-time":"2009-08-31T13:01:10Z","timestamp":1251723670000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Providing Memory Management Abstraction for Self\u2010Reconfigurable Video Processing Platforms"],"prefix":"10.1155","volume":"2009","author":[{"given":"Kurt Franz","family":"Ackermann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Burghard","family":"Hoffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2009,8,31]]},"reference":[{"key":"e_1_2_6_1_2","unstructured":"AckermannK. F. MayerF. IndrusiakL. S. andGlesnerM. Adaptable image processing system based on FPGA modular multi kernel instantiations Reconfigurable Communication-Centric SoCs (ReCoSoC \u203206) 2006."},{"key":"e_1_2_6_2_2","unstructured":"Xilinx Inc. Virtex-4 Configuration Guide 2007."},{"key":"e_1_2_6_3_2","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/901328"},{"key":"e_1_2_6_4_2","unstructured":"AckermannK. F. IndrusiakL. S. andGlesnerM. System level design of a dynamically self-reconfigurable image processing system Reconfigurable Communication-Centric SoCs (ReCoSoC \u203207) 2007."},{"key":"e_1_2_6_5_2","doi-asserted-by":"crossref","unstructured":"AckermannK. F. kfa@vitronic.com HoffmannB. hof@vitronic.com IndrusiakL. S. andlsi@mes.tu-darmstadt.de GlesnerM. glesner@mes.tu-darmstadt.de Enabling self-reconfiguration on a video processing platform Proceedings of the 3rd International Symposium on Industrial Embedded Systems (SIES \u203208) June 2008 Montpellier France 19\u201326 EID2-s2.0-33646431967 https:\/\/doi.org\/10.1109\/SIES.2008.4577676.","DOI":"10.1109\/SIES.2008.4577676"},{"key":"e_1_2_6_6_2","unstructured":"Xilinx Inc. Virtex-5 Family Overview 2008."},{"volume-title":"Stratix IV Device Handbook","year":"2008","author":"Altera Corp.","key":"e_1_2_6_7_2"},{"key":"e_1_2_6_8_2","doi-asserted-by":"crossref","unstructured":"DonchevB. donchev@ecad.tu-sofia.bg KuzmanovG. andg.kuzmanov@ewi.tudelft.nl GaydadjievG. N. g.n.gaydadjiev@ewi.tudelft.nl External memory controller for Virtex II Pro Proceedings of the International Symposium on System-on-Chip (SOC \u203206) November 2006 Tampere Finland EID2-s2.0-50049106595 https:\/\/doi.org\/10.1109\/ISSOC.2006.322009.","DOI":"10.1109\/ISSOC.2006.322009"},{"key":"e_1_2_6_9_2","unstructured":"HeitheckerS. do Carmo LucasA. andErnstR. A mixed QoS SDRAM controller for FPGA-based high-end image processing Proceedings of the Signal Processing Systems (SIPS \u203203) August 2003."},{"key":"e_1_2_6_10_2","doi-asserted-by":"crossref","unstructured":"HeitheckerS.andheithecker@ida.ing.tu-bs.de ErnstR. ernst@ida.ing.tu-bs.de Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements Proceedings of the 42nd Design Automation Conference (DAC \u203205) June 2005 Anaheim Calif USA 575\u2013578 EID2-s2.0-27944462643.","DOI":"10.1145\/1065579.1065729"},{"key":"e_1_2_6_11_2","unstructured":"ZhouZ. ChengS. andLiuQ. Application of DDR controller for high-speed data acquisition board Proceedings of the Innovative Computing Information and Control (ICICIC \u203206) 2006."},{"key":"e_1_2_6_12_2","doi-asserted-by":"crossref","unstructured":"H\u00fcbnerM. huebner@itiv.uni-karlsruhe.de BeckerT. andbeckert@itiv.uni-karlsruhe.de BeckerJ. becker@itiv.uni-karlsruhe.de Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration Proceedings of the 17th Symposium on Integrated Cicuits and Systems Design (SBCCI \u203204) September 2004 Pernambuco Brazil 28\u201332 EID2-s2.0-14244258231.","DOI":"10.1109\/SBCCI.2004.240972"},{"key":"e_1_2_6_13_2","unstructured":"LeeD. R. LeeS. W. andJeonJ. W. Frame grabber circuit for IEEE1394 image transfer Proceedings of the International Conference on Control Automation and Systems (ICCAS \u203207) October 2007 Seoul Korea."},{"key":"e_1_2_6_14_2","unstructured":"WarkentinA.andDittmannF. Data transfer protocols for a two slot based reconfigurable platform Reconfigurable Communication-Centric SoCs (ReCoSoC \u203206) 2006."},{"key":"e_1_2_6_15_2","unstructured":"PULNiX America Inc. Specifications of the camera link interface standard for digital cameras and frame grabbers 2000."},{"key":"e_1_2_6_16_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-08881-4","volume-title":"Multimedia Technology","author":"Steinmetz R.","year":"1999"},{"key":"e_1_2_6_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2007.906606"},{"key":"e_1_2_6_18_2","unstructured":"Xilinx Inc. Xilinx Memory Interface Generator (MIG) User Guide 2008."},{"key":"e_1_2_6_19_2","unstructured":"Xilinx Inc. Early Access Partial Reconfiguration (EAPR) User Guide 2008."},{"key":"e_1_2_6_20_2","doi-asserted-by":"crossref","unstructured":"UykanZ. zekeriya.uykan@nsn.com A temporal round robin scheduler Proceedings of the 68th Semi-Annual IEEE Vehicular Technology (VTC \u203208) September 2008 Calgary Canada EID2-s2.0-3142725821 https:\/\/doi.org\/10.1109\/VETECF.2008.393.","DOI":"10.1109\/VETECF.2008.393"},{"key":"e_1_2_6_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/49.105173"}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/851613.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/851613.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2009\/851613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T13:40:18Z","timestamp":1718026818000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2009\/851613"}},"subtitle":[],"editor":[{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1155\/2009\/851613"],"URL":"https:\/\/doi.org\/10.1155\/2009\/851613","archive":["Portico"],"relation":{},"ISSN":["1687-7195","1687-7209"],"issn-type":[{"type":"print","value":"1687-7195"},{"type":"electronic","value":"1687-7209"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2008-12-30","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-06-15","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"851613"}}