{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:51:42Z","timestamp":1753883502352,"version":"3.41.2"},"reference-count":41,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2009,11,16]],"date-time":"2009-11-16T00:00:00Z","timestamp":1258329600000},"content-version":"vor","delay-in-days":319,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["International Journal of Reconfigurable Computing"],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>An automated design approach for multiprocessor systems on FPGAs is presented which customizes architectures for parallel programs by simultaneously solving the problems of task mapping, resource allocation, and scheduling. The latter considers effects of fixed\u2010priority preemptive scheduling in order to guarantee real\u2010time requirements, hence covering a broad spectrum of embedded applications. Being inherently a combinatorial optimization problem, the design space is modeled using linear equations that capture high\u2010level design parameters. A comparison of two methods for solving resulting problem instances is then given. The intent is to study how well recent advances in propositional satisfiability (SAT) and thus Answer Set Programming (ASP) can be exploited to automate the design of flexible multiprocessor systems. Integer Linear Programming (ILP) is taken as a baseline, where architectures for IEEE 802.11g and WCDMA baseband signal processing are synthesized. ASP\u2010based synthesis used a few seconds in the solver, faster by three orders of magnitude compared to ILP\u2010based synthesis, thereby showing a great potential for solving difficult instances of the automated synthesis problem.<\/jats:p>","DOI":"10.1155\/2009\/863630","type":"journal-article","created":{"date-parts":[[2009,11,17]],"date-time":"2009-11-17T08:43:31Z","timestamp":1258447411000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Answer Set versus Integer Linear Programming for Automatic Synthesis of Multiprocessor Systems from Real\u2010Time Parallel Programs"],"prefix":"10.1155","volume":"2009","author":[{"given":"Harold","family":"Ishebabi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philipp","family":"Mahr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Gebser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torsten","family":"Schaub","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2009,11,16]]},"reference":[{"key":"e_1_2_8_1_2","doi-asserted-by":"crossref","unstructured":"BobdaC. HallerT. MuehlbauerF. RechD. andJungS. Design of adaptive multiprocessor on chip systems Proceedings of the 20th Symposium on Integrated Circuits and System Design (SBCCI \u203207) September 2007 Rio de Janeiro Brazil 177\u2013183 https:\/\/doi.org\/10.1145\/1284480.1284531 2-s2.0-37849038584.","DOI":"10.1145\/1284480.1284531"},{"key":"e_1_2_8_2_2","doi-asserted-by":"crossref","unstructured":"ZhangW.-T. GengL.-F. ZhangD.-L.et al. Design of heterogeneous MPSoC on FPGA Proceedings of the 7th International Conference on ASIC (ASICON \u203207) October 2007 Guilin China 102\u2013105 https:\/\/doi.org\/10.1109\/ICASIC.2007.4415577.","DOI":"10.1109\/ICASIC.2007.4415577"},{"key":"e_1_2_8_3_2","doi-asserted-by":"crossref","unstructured":"SaldanaM. msaldana@eecg.toronto.edu NunesD. dnunes@eecg.toronto.edu RamalhoE. anderamalho@eecg.toronto.edu ChowP. pc@eecg.toronto.edu Configuration and programming of heterogeneous multiprocessors on a multi-FPGA system using TMD-MPI Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA\u2032s (ReConFig \u203206) September 2006 San Luis Potosi Mexico 1\u201310 2-s2.0-33746162397 https:\/\/doi.org\/10.1109\/RECONF.2006.307779.","DOI":"10.1109\/RECONF.2006.307779"},{"key":"e_1_2_8_4_2","doi-asserted-by":"crossref","unstructured":"NjorogeN. CasperJ. WeeS.et al. ATLAS: a chip-multiprocessor with transactional memory support Proceedings of the Conference on Design Automation and Test in Europe (DATE \u203207) 2007 San Jose Calif USA 3\u20138 https:\/\/doi.org\/10.1109\/DATE.2007.364558 2-s2.0-34548297530.","DOI":"10.1109\/DATE.2007.364558"},{"key":"e_1_2_8_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151077"},{"key":"e_1_2_8_6_2","doi-asserted-by":"crossref","unstructured":"PasrichaS. DuttN. andBen-RomdhaneM. Extending the transaction level modeling approach for fast communication architecture exploration Proceedings of Design Automation Conference (DAC \u203204) 2004 113\u2013118 2-s2.0-4444364133.","DOI":"10.1145\/996566.996603"},{"key":"e_1_2_8_7_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.009"},{"key":"e_1_2_8_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10009\u2010004\u20100183\u20104"},{"key":"e_1_2_8_9_2","doi-asserted-by":"crossref","unstructured":"GebserM. KaufmannB. NeumannA. andSchaubT. clasp: a conflict-driven answer set solver 4483 Proceedings of the 9th International Conference on Logic Programming and Nonmonotonic Reasoning (LPNMR \u203207) May 2007 Tempe Ariz USA 260\u2013265 Lecture Notes in Computer Science 2-s2.0-38049060388.","DOI":"10.1007\/978-3-540-72200-7_23"},{"key":"e_1_2_8_10_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10817\u2010006\u20109033\u20102"},{"key":"e_1_2_8_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"e_1_2_8_12_2","doi-asserted-by":"crossref","unstructured":"HanssonA. GoossensK. andR\u01cedulescuA. A unified approach to constrained mapping and routing on network-on-chip architectures Proceedings of the 3rd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS \u203205) September 2005 Jersey City NJ USA 75\u201380 https:\/\/doi.org\/10.1145\/1084834.1084857 2-s2.0-27644490224.","DOI":"10.1145\/1084834.1084857"},{"key":"e_1_2_8_13_2","doi-asserted-by":"crossref","unstructured":"MeyerB. H.andThomasD. E. Rethinking automated synthesis of MPSoC architectures Proceedings of the 21st International Parallel and Distributed Processing Symposium (IPDPS \u203207) March 2007 1\u20136 https:\/\/doi.org\/10.1109\/IPDPS.2007.370527 2-s2.0-34548781768.","DOI":"10.1109\/IPDPS.2007.370527"},{"key":"e_1_2_8_14_2","doi-asserted-by":"crossref","unstructured":"DwivediB. K. KumarA. andBalakrishnanM. Automatic synthesis of system on chip multiprocessor architectures for process networks Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and Systems Synthesis (CODES+ISSS \u203204) 2004 Stockholm Sweden 60\u201365 https:\/\/doi.org\/10.1145\/1016720.1016737 2-s2.0-16244403353.","DOI":"10.1145\/1016720.1016737"},{"key":"e_1_2_8_15_2","doi-asserted-by":"crossref","unstructured":"JinY. SatishN. RavindranK. andKeutzerK. An automated exploration framework for FPGA-based soft multiprocessor systems Proceedings of the 3rd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS \u203205) September 2005 Jersey City NJ USA 273\u2013278 https:\/\/doi.org\/10.1145\/1084834.1084903 2-s2.0-27644560102.","DOI":"10.1145\/1084834.1084903"},{"key":"e_1_2_8_16_2","doi-asserted-by":"crossref","unstructured":"ZhuC. GuZ. DickR. P. andShangL. Reliable multiprocessor system-on-chip synthesis Proceedings of the 5th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS \u203207) 2007 Salzburg Austria 239\u2013244 https:\/\/doi.org\/10.1145\/1289816.1289874 2-s2.0-38849111766.","DOI":"10.1145\/1289816.1289874"},{"key":"e_1_2_8_17_2","doi-asserted-by":"crossref","unstructured":"LeeC.andHaS. Hardware-software cosynthesis of multitask MPSoCs with real-time constraints 2 Proceedings of the 6th International Conference on ASIC (ASICON \u203205) 2005 Shanghai China 919\u2013924 https:\/\/doi.org\/10.1109\/ICASIC.2005.1611458.","DOI":"10.1109\/ICASIC.2005.1611458"},{"key":"e_1_2_8_18_2","doi-asserted-by":"crossref","unstructured":"HaS. sha@iris.snu.ac.kr LeeC. cslee@iris.snu.ac.kr YiY. ymyi@iris.snu.ac.kr KwonS. andksn@iris.snu.ac.kr JooY.-P. joo47@iris.snu.ac.kr Hardware-software codesign of multimedia embedded systems: the PeaCE approach Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA \u203206) August 2006 Sydney Australia 207\u2013214 2-s2.0-0036818868 https:\/\/doi.org\/10.1109\/RTCSA.2006.36.","DOI":"10.1109\/RTCSA.2006.36"},{"key":"e_1_2_8_19_2","doi-asserted-by":"crossref","unstructured":"RhodesD. L.andWolfW. Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u203299) November 1999 San Jose Calif USA 339\u2013342 2-s2.0-0033338604.","DOI":"10.1109\/ICCAD.1999.810671"},{"key":"e_1_2_8_20_2","unstructured":"PopP. Analysis and synthesis of communication-intensive heterogeneous real-time systems Ph.D. thesis 2003 Linkoping University Linkoping Sweden."},{"key":"e_1_2_8_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.860766"},{"key":"e_1_2_8_22_2","doi-asserted-by":"crossref","unstructured":"BaoM. AndreiA. ElesP. andPengZ. Temperature-aware task mapping for energy optimization with dynamic voltage scaling Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS \u203208) April 2008 1\u20136.","DOI":"10.1109\/DDECS.2008.4538754"},{"key":"e_1_2_8_23_2","doi-asserted-by":"crossref","unstructured":"RuggieroM. GuerriA. BertozziD. PolettiF. andMilanoM. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip 1 Proceedings of the Conference on Design Automation and Test in Europe (DATE \u203206) 2006 Munich Germany 3\u20138 https:\/\/doi.org\/10.1109\/DATE.2006.243950 2-s2.0-34047117937.","DOI":"10.1109\/DATE.2006.243950"},{"key":"e_1_2_8_24_2","doi-asserted-by":"crossref","unstructured":"CartaS. MereuF. AcquavivaA. andDe MicheliG. MiGra: a task migration algorithm for reducing temperature gradient in multiprocessor systems on chip Proceedings of International Symposium on System-on-Chip Proceedings (SOC \u203207) November 2007 Tampere Finland https:\/\/doi.org\/10.1109\/ISSOC.2007.4427441 2-s2.0-48049095496.","DOI":"10.1109\/ISSOC.2007.4427441"},{"key":"e_1_2_8_25_2","doi-asserted-by":"crossref","unstructured":"HolzenspiesP. K. HurinkJ. L. KuperJ. andSmitG. J. Run-time spatial mapping of streaming applications to a heterogeneous multiprocessor system-on-chip (MPSOC) Proceedings of the Conference on Design Automation and Test in Europe (DATE \u203208) March 2008 Munich Germany 212\u2013217 https:\/\/doi.org\/10.1109\/DATE.2008.4484688.","DOI":"10.1109\/DATE.2008.4484688"},{"key":"e_1_2_8_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/32.387477"},{"key":"e_1_2_8_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_2_8_28_2","unstructured":"BurnsA. Preemptive priority based scheduling: an appropriate engineering approach 1994 no. 214 University of York."},{"key":"e_1_2_8_29_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0004\u20103702(02)00187\u2010X"},{"key":"e_1_2_8_30_2","unstructured":"GebserM. KaminskiR. KaufmannB. OstrowskiM. SchaubT. andThieleS. A user\u2032s guide to gringo clasp clingo and iclingo November2008."},{"key":"e_1_2_8_31_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3233\/SAT190014","article-title":"Translating pseudo-boolean constraints into sat","volume":"2","author":"Een N.","year":"2006","journal-title":"Journal on Satisfiability, Boolean Modeling and Computation"},{"key":"e_1_2_8_32_2","unstructured":"http:\/\/www.mpi\u2010forum.org\/docs\/mpi\u201011\u2010html\/mpi\u2010report.html."},{"key":"e_1_2_8_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/26.650240"},{"volume-title":"OFDM Wireless LANs: A Theoretical and Practical Guide","year":"2002","author":"Heiskala J.","key":"e_1_2_8_34_2"},{"volume-title":"OFDM for Wireless Multimedia Communications","year":"2000","author":"Nee R. V.","key":"e_1_2_8_35_2"},{"key":"e_1_2_8_36_2","doi-asserted-by":"crossref","unstructured":"HsuC.-F. HuangY.-H. andChiuehT.-D. Design of an OFDM receiver for high-speed wireless LAN 4 Proceedings of IEEE International Symposium on Circuits and Systems May 2001 Sydney Australia 558\u2013561 https:\/\/doi.org\/10.1109\/ISCAS.2001.922298.","DOI":"10.1109\/ISCAS.2001.922298"},{"key":"e_1_2_8_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/35.714618"},{"key":"e_1_2_8_38_2","doi-asserted-by":"publisher","DOI":"10.1002\/0470017406"},{"key":"e_1_2_8_39_2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010364"},{"key":"e_1_2_8_40_2","doi-asserted-by":"crossref","unstructured":"AtakO. AtalarA. ArikanE.et al. Design of application specific processors for the cached FFT algorithm 3 Proceedings of IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP \u203206) May 2006 Toulouse France 1028\u20131031 https:\/\/doi.org\/10.1109\/ICASSP.2006.1660832 2-s2.0-33947673354.","DOI":"10.1109\/ICASSP.2006.1660832"},{"key":"e_1_2_8_41_2","unstructured":"http:\/\/lpsolve.sourceforge.net\/5.5."}],"container-title":["International Journal of Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/863630.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/ijrc\/2009\/863630.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2009\/863630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,13]],"date-time":"2025-02-13T08:17:37Z","timestamp":1739434657000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2009\/863630"}},"subtitle":[],"editor":[{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":41,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1155\/2009\/863630"],"URL":"https:\/\/doi.org\/10.1155\/2009\/863630","archive":["Portico"],"relation":{},"ISSN":["1687-7195","1687-7209"],"issn-type":[{"type":"print","value":"1687-7195"},{"type":"electronic","value":"1687-7209"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2009-03-12","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-08-24","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-11-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"863630"}}