{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:05:09Z","timestamp":1740135909611,"version":"3.37.3"},"reference-count":6,"publisher":"Wiley","license":[{"start":{"date-parts":[[2010,4,28]],"date-time":"2010-04-28T00:00:00Z","timestamp":1272412800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0925080"],"award-info":[{"award-number":["0925080"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2010,4,28]]},"abstract":"<jats:p>During the last two decades, significant amount of research has been performed to simplify the detection of transient or soft errors in VLSI-based digital systems. This paper proposes an approach for implementing state machines that uses 2-hot code for state encoding. State machines designed using this approach allow online detection of soft errors in registers and output logic. The 2-hot code considerably reduces the number of required flip-flops and leads to relatively straightforward implementation of next state and output logic. A new way of designing output logic for online fault detection has also been presented.<\/jats:p>","DOI":"10.1155\/2010\/639747","type":"journal-article","created":{"date-parts":[[2010,4,28]],"date-time":"2010-04-28T15:31:29Z","timestamp":1272468689000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["An Approach for Implementing State Machines with Online Testability"],"prefix":"10.1155","volume":"2010","author":[{"given":"P. K.","family":"Lala","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Texas A&M University, Texarkana, TX 75505, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mathews","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR 72701, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. P.","family":"Parkerson","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Computer Engineering, University of Arkansas, Fayetteville, AR 72701, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"year":"2001","key":"1"},{"issue":"2","key":"3","first-page":"43","volume":"38","year":"2005","journal-title":"IEEE Design and Test Computers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00377-9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.07.007"},{"year":"2008","key":"15"},{"year":"2003","key":"16"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/639747.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/639747.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/639747.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T05:57:05Z","timestamp":1607493425000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2010\/639747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,28]]},"references-count":6,"alternative-id":["639747","639747"],"URL":"https:\/\/doi.org\/10.1155\/2010\/639747","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2010,4,28]]}}}