{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:37:33Z","timestamp":1753886253473,"version":"3.41.2"},"reference-count":10,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2010,4,28]],"date-time":"2010-04-28T00:00:00Z","timestamp":1272412800000},"content-version":"vor","delay-in-days":117,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["F33615-97-C-1124"],"award-info":[{"award-number":["F33615-97-C-1124"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2010,1]]},"abstract":"<jats:p>This paper presents a partitioning method based on topological ordering and levelization. The proposed method, termed RPL, performs multi\u2010FPGA partitioning by taking into account six different partitioning constraints. We also compare RPL to two existing algorithms. The first approach is a hierarchical partitioning method based on topological ordering (HP). The second approach is a recursive algorithm based on the Fiduccia and Mattheyses bipartitioning heuristic (RP). Experimental results on seven application benchmarks mapped onto three different hardware architectures demonstrated that the proposed RPL approach achieved fewer partitions in less time when compared to the RP and HP algorithms.<\/jats:p>","DOI":"10.1155\/2010\/709487","type":"journal-article","created":{"date-parts":[[2010,4,28]],"date-time":"2010-04-28T15:31:29Z","timestamp":1272468689000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Multi\u2010FPGA Partitioning Method Based on Topological Levelization"],"prefix":"10.1155","volume":"2010","author":[{"given":"Nabil","family":"Kerkiz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amr","family":"Elchouemi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Bouldin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2010,4,28]]},"reference":[{"key":"e_1_2_8_1_2","doi-asserted-by":"publisher","DOI":"10.1016\/S1045-926X(06)80007-8"},{"volume-title":"The KHOROS Application","year":"2001","author":"Rasure J.","key":"e_1_2_8_2_2"},{"key":"e_1_2_8_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.331401"},{"key":"e_1_2_8_4_2","doi-asserted-by":"crossref","unstructured":"KuznarR.andBrglezF. PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design November 1995 644\u2013649.","DOI":"10.1109\/ICCAD.1995.480197"},{"key":"e_1_2_8_5_2","unstructured":"StanleyB. Hierarchical multiway partitioning strategy with hardware emulator architecture intelligence Ph.D. dissertation 1997 Georgia Institute of Technology."},{"key":"e_1_2_8_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.8730"},{"key":"e_1_2_8_7_2","doi-asserted-by":"crossref","unstructured":"VahidF.andGajskiD. D. Clustering for improved system-level functional partitioning Proceedings of the 8th International Symposium on System Synthesis September 1995 Cannes France 28\u201333.","DOI":"10.1145\/224486.224492"},{"key":"e_1_2_8_8_2","doi-asserted-by":"crossref","unstructured":"WongE. S. H. shwong@cse.cuhk.edu.hk YoungE. F. Y. andfyyoung@cse.cuhk.edu.hk MakW. K. wkmak@csee.usf.edu Clustering based acyclic multi-way partitioning Proceedings of the 13th IEEE Great Lakes Symposium on VLSI 2003 203\u2013206 2-s2.0-0023601196.","DOI":"10.1145\/764808.764860"},{"key":"e_1_2_8_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329463"},{"key":"e_1_2_8_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.260640"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2010\/709487.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2010\/709487.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2010\/709487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T08:02:42Z","timestamp":1740038562000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2010\/709487"}},"subtitle":[],"editor":[{"given":"Ishfaq","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":10,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,1]]}},"alternative-id":["10.1155\/2010\/709487"],"URL":"https:\/\/doi.org\/10.1155\/2010\/709487","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2010,1]]},"assertion":[{"value":"2009-04-29","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-02-17","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-04-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"709487"}}