{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:35:44Z","timestamp":1753886144589,"version":"3.41.2"},"reference-count":35,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2012,5,14]],"date-time":"2012-05-14T00:00:00Z","timestamp":1336953600000},"content-version":"vor","delay-in-days":134,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["60870001","61028006","0643902","0903432","1017277"],"award-info":[{"award-number":["60870001","61028006","0643902","0903432","1017277"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>The ever\u2010increasing chip power dissipation in SoCs has imposed great challenges on today\u2019s circuit design. It has been shown that multiple threshold and supply voltages assignment (multi\u2010<jats:italic>V<\/jats:italic><jats:sub>th<\/jats:sub>\/<jats:italic>V<\/jats:italic><jats:sub>dd<\/jats:sub>) is an effective way to reduce power dissipation. However, most of the prior multi\u2010<jats:italic>V<\/jats:italic><jats:sub>th<\/jats:sub>\/<jats:italic>V<\/jats:italic><jats:sub>dd<\/jats:sub>optimizations are performed under deterministic conditions. With the increasing process variability that has significant impact on both the power dissipation and performance of circuit designs, it is necessary to employ statistical approaches in analysis and optimizations for low power. This paper studies the impact of process variations on the multi\u2010<jats:italic>V<\/jats:italic><jats:sub>th<\/jats:sub>\/<jats:italic>V<\/jats:italic><jats:sub>dd<\/jats:sub>technique at the behavioral synthesis level. A multi\u2010<jats:italic>V<\/jats:italic><jats:sub>th<\/jats:sub>\/<jats:italic>V<\/jats:italic><jats:sub>dd<\/jats:sub>resource library is characterized for delay and power variations at different voltage combinations. Meanwhile, device sizing is performed on the resources in the library to mitigate the impact of variation, and to enlarge the design space for better quality of the design choice. A parametric yield\u2010driven resource binding algorithm is then proposed, which uses the characterized power and delay distributions and efficiently maximizes power yield under a timing yield constraint. During the resource binding process, voltage level converters are inserted between resources when required. Experimental results show that significant power reduction can be achieved with the proposed variation\u2010aware framework, compared with traditional worstcase based deterministic approaches.<\/jats:p>","DOI":"10.1155\/2012\/105250","type":"journal-article","created":{"date-parts":[[2012,5,14]],"date-time":"2012-05-14T21:00:46Z","timestamp":1337029246000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Parametric Yield\u2010Driven Resource Binding in High\u2010Level Synthesis with Multi\u2010<i>V<\/i><sub>th<\/sub>\/<i>V<\/i><sub>dd<\/sub>Library and Device Sizing"],"prefix":"10.1155","volume":"2012","author":[{"given":"Yibo","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Takach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2012,5,14]]},"reference":[{"volume-title":"High-Level Synthesis: From Algorithm to Digital Circuit","year":"2009","author":"Coussy P.","key":"e_1_2_9_1_2"},{"key":"e_1_2_9_2_2","unstructured":"ShiueW. T. High level synthesis for peak power minimization using ILP Proceedings of the IEEE International Conference on Application-Specific Systems Architectures and Processors July 2000 103\u2013112 2-s2.0-0033683172."},{"key":"e_1_2_9_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"e_1_2_9_4_2","doi-asserted-by":"crossref","unstructured":"TangX. ZhouH. andBanerjeP. Leakage power optimization with dual-Vth library in high-level synthesis Proceedings of the 42nd Design Automation Conference (DAC \u203205) June 2005 202\u2013207 2-s2.0-27944475184.","DOI":"10.1145\/1065579.1065634"},{"key":"e_1_2_9_5_2","doi-asserted-by":"crossref","unstructured":"HungW. L. WuX. andXieY. Guaranteeing performance yield in high-level synthesis Proceedings of the International Conference on Computer-Aided Design (ICCAD \u203206) November 2006 303\u2013309 2-s2.0-46149112172 https:\/\/doi.org\/10.1109\/ICCAD.2006.320050.","DOI":"10.1145\/1233501.1233561"},{"key":"e_1_2_9_6_2","doi-asserted-by":"crossref","unstructured":"JungJ.andKimT. Timing variation-aware high-level synthesis Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u203207) November 2007 424\u2013428 2-s2.0-50249164346 https:\/\/doi.org\/10.1109\/ICCAD.2007.4397302.","DOI":"10.1109\/ICCAD.2007.4397302"},{"key":"e_1_2_9_7_2","doi-asserted-by":"crossref","unstructured":"WangF. SunG. andXieY. A variation aware high level synthesis framework Proceedings of the Design Automation and Test in Europe (DATE \u203208) March 2008 1063\u20131068 2-s2.0-49749115705 https:\/\/doi.org\/10.1109\/DATE.2008.4484822.","DOI":"10.1109\/DATE.2008.4484822"},{"key":"e_1_2_9_8_2","doi-asserted-by":"crossref","unstructured":"LucasG. CromarS. andChenD. FastYield: Variation-aware layout-driven simultaneous binding and module selection for performance yield optimization Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u203209) January 2009 61\u201366 2-s2.0-64549112149 https:\/\/doi.org\/10.1109\/ASPDAC.2009.4796442.","DOI":"10.1109\/ASPDAC.2009.4796442"},{"key":"e_1_2_9_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882491"},{"key":"e_1_2_9_10_2","doi-asserted-by":"crossref","unstructured":"UsamiK.andIgarashiM. Low-power design methodology and applications utilizing dual supply voltages Proceedings of the Design Automation Conference (ASPDAC \u203200) 2000 Yokohama Japan 123\u2013128.","DOI":"10.1145\/368434.368590"},{"key":"e_1_2_9_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826551"},{"key":"e_1_2_9_12_2","doi-asserted-by":"crossref","unstructured":"ChenC. P. ChuC. C. N. andWongD. F. Fast and exact simultaneous gate and wire sizing by lagrangian relaxation Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD \u203298) 1998 New York NY USA ACM 617\u2013624.","DOI":"10.1145\/288548.289097"},{"key":"e_1_2_9_13_2","doi-asserted-by":"crossref","unstructured":"SirichotiyakulS. EdwardsT. OhC. ZuoJ. DharchoudhuryA. PandaR. andBlaauwD. Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing Proceedings of the 1999 36th Annual Design Automation Conference (DAC \u203299) June 1999 436\u2013441 2-s2.0-0032688692.","DOI":"10.1145\/309847.309975"},{"key":"e_1_2_9_14_2","unstructured":"WeiL. RoyK. andKohC. K. Power minimization by simultaneous dual-Vth assignment and gate-sizing Proceedings of the 22nd Annual Custom Integrated Circuits Conference (CICC \u203200) May 2000 413\u2013416 2-s2.0-0033715439."},{"key":"e_1_2_9_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.924061"},{"key":"e_1_2_9_16_2","doi-asserted-by":"crossref","unstructured":"KarnikT. YeY. TschanzJ. WeiL. BurnsS. GovindarajuluV. DeV. andBorkarS. Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors Proceedings of the 39th Annual Design Automation Conference (DAC \u203202) June 2002 486\u2013491 2-s2.0-0036045143.","DOI":"10.1145\/514040.514042"},{"key":"e_1_2_9_17_2","doi-asserted-by":"crossref","unstructured":"InsupS. SeungwhunP. andYoungsooS. Register allocation for high-level synthesis using dual supply voltages Proceedings of the 46th ACM\/IEEE Design Automation Conference (DAC \u203209) July 2009 937\u2013942 2-s2.0-70350702929.","DOI":"10.1145\/1629911.1630152"},{"key":"e_1_2_9_18_2","doi-asserted-by":"crossref","unstructured":"MohantyS. P.andKougianosE. Simultaneous power fluctuation and average power minimization during nano-CMOS behavioral synthesis Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID \u203207) January 2007 577\u2013582 2-s2.0-48349104077 https:\/\/doi.org\/10.1109\/VLSID.2007.142.","DOI":"10.1109\/VLSID.2007.142"},{"key":"e_1_2_9_19_2","doi-asserted-by":"crossref","unstructured":"WangF. WuX. andXieY. Variability-driven module selection with joint design time optimization and post-silicon tuning Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u203208) March 2008 2\u20139 2-s2.0-49549092907 https:\/\/doi.org\/10.1109\/ASPDAC.2008.4483963.","DOI":"10.1109\/ASPDAC.2008.4483963"},{"key":"e_1_2_9_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1975.9825"},{"volume-title":"Design of High Performance Microprocessor Circuits","year":"2000","author":"Boning D. S.","key":"e_1_2_9_21_2"},{"key":"e_1_2_9_22_2","doi-asserted-by":"crossref","unstructured":"ZhaiB. HansonS. BlaauwD. andSylvesterD. Analysis and mitigation of variability in subthreshold design Proceedings of the International Symposium on Low Power Electronics and Design August 2005 20\u201325 2-s2.0-28444444598.","DOI":"10.1109\/LPE.2005.195479"},{"key":"e_1_2_9_23_2","unstructured":"NCSU 45\u2009nm FreePDK http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK."},{"key":"e_1_2_9_24_2","doi-asserted-by":"crossref","unstructured":"MeterelliyozM. GoelA. KulkarniJ. P. andRoyK. Accurate characterization of random process variations using a robust low-voltage high-sensitivity sensor featuring replica-bias circuit Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC \u203210) February 2010 186\u2013187 2-s2.0-77952209102 https:\/\/doi.org\/10.1109\/ISSCC.2010.5433991.","DOI":"10.1109\/ISSCC.2010.5433991"},{"volume-title":"The Monte Carlo Method for Semiconductor Device Simulation","year":"1990","author":"Jacoboni C.","key":"e_1_2_9_25_2"},{"key":"e_1_2_9_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_2_9_27_2","doi-asserted-by":"crossref","unstructured":"CaoK. M. LeeW. C. LiuW. JinX. SuP. FungS. K. H. AnJ. X. YuB. andHuC. BSIM4 gate leakage model including source-drain partition Proceedings of the IEEE International Electron Devices Meeting December 2000 815\u2013818 2-s2.0-0034453479.","DOI":"10.1109\/IEDM.2000.904442"},{"key":"e_1_2_9_28_2","doi-asserted-by":"crossref","unstructured":"BeaulieuN. C. Abu-DayyaA. A. andMcLaneP. J. Comparison of methods of computing lognormal sum distributions and outages for digital wireless applications Proceedings of the IEEE International Conference on Communications May 1994 1270\u20131275 2-s2.0-0028017169.","DOI":"10.1109\/ICC.1994.368899"},{"key":"e_1_2_9_29_2","doi-asserted-by":"crossref","unstructured":"KulkarniS. H. SrivastavaA. N. andSylvesterD. A new algorithm for improved VDD assignment in low power dual VDD systems Proceedings of the 2004 International Symposium on Lower Power Electronics and Design (ISLPED \u203204) August 2004 200\u2013205 2-s2.0-16244369438.","DOI":"10.1145\/1013235.1013287"},{"key":"e_1_2_9_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"e_1_2_9_31_2","doi-asserted-by":"crossref","unstructured":"KwongJ.andChandrakasanA. P. Variation-driven device sizing for minimum energy sub-threshold circuits Proceedings of the 11th ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED \u203206) October 2006 8\u201313 2-s2.0-34247202065 https:\/\/doi.org\/10.1145\/1165573.1165578.","DOI":"10.1109\/LPE.2006.4271799"},{"key":"e_1_2_9_32_2","doi-asserted-by":"crossref","unstructured":"TawfikS. A.andKursunV. Multi-Vth level conversion circuits for multi-VDD systems Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u203207) May 2007 1397\u20131400 2-s2.0-34548839666.","DOI":"10.1109\/ISCAS.2007.378489"},{"key":"e_1_2_9_33_2","doi-asserted-by":"publisher","DOI":"10.1515\/9780691187563"},{"key":"e_1_2_9_34_2","doi-asserted-by":"crossref","unstructured":"RaghunathanA.andJhaN. K. Iterative improvement algorithm for low power data path synthesis Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design November 1995 597\u2013602 2-s2.0-0029516527.","DOI":"10.1109\/ICCAD.1995.480190"},{"key":"e_1_2_9_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821548"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/105250.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/105250.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/105250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T01:15:42Z","timestamp":1743124542000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/105250"}},"subtitle":[],"editor":[{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":35,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/105250"],"URL":"https:\/\/doi.org\/10.1155\/2012\/105250","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-08-03","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-15","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-05-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"105250"}}