{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:25:15Z","timestamp":1758893115003,"version":"3.41.2"},"reference-count":30,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2012,9,3]],"date-time":"2012-09-03T00:00:00Z","timestamp":1346630400000},"content-version":"vor","delay-in-days":246,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Nowadays, Multiprocessor System\u2010on\u2010Chip (MPSoC) architectures are mainly focused on by manufacturers to provide increased concurrency, instead of increased clock speed, for embedded systems. However, managing concurrency is a tough task. Hence, one major issue is to synchronize concurrent accesses to shared memory. An important characteristic of any system design process is memory configuration and data flow management. Although, it is very important to select a correct memory configuration, it might be equally imperative to choreograph the data flow between various levels of memory in an optimal manner. Memory map is a multiprocessor simulator to choreograph data flow in individual caches of multiple processors and shared memory systems. This simulator allows user to specify cache reconfigurations and number of processors within the application program and evaluates cache miss and hit rate for each configuration phase taking into account reconfiguration costs. The code is open source and in java.<\/jats:p>","DOI":"10.1155\/2012\/365091","type":"journal-article","created":{"date-parts":[[2012,9,3]],"date-time":"2012-09-03T21:01:01Z","timestamp":1346706061000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Memory Map: A Multiprocessor Cache Simulator"],"prefix":"10.1155","volume":"2012","author":[{"given":"Shaily","family":"Mittal","sequence":"first","affiliation":[]},{"family":"Nitin","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2012,9,3]]},"reference":[{"volume-title":"Computer Architecture: A Quantitative Approach","year":"2006","author":"Hennessy J. L.","key":"e_1_2_8_1_2"},{"key":"e_1_2_8_2_2","doi-asserted-by":"crossref","unstructured":"KambleM. B.andGhoseK. Analytical energy dissipation models for low power caches Proceedings of the International Symposium on Low Power Electronics and Design August 1997 143\u2013148 2-s2.0-0030684367.","DOI":"10.1109\/LPE.1997.621264"},{"key":"e_1_2_8_3_2","unstructured":"ReinekeJ. GrundD. BergC. andWilhelmR. Predictability of cache replacement policies AVACS Technical Report 2006 no. no. 9 SFB\/TR 14 AVACS ISSN:18609821."},{"key":"e_1_2_8_4_2","doi-asserted-by":"crossref","unstructured":"BanakarR. SteinkeS. LeeB. S. BalakrishnanM. andMarwedelP. Scratchpad memory: a design alternative for cache on-chip memory in embedded systems Proceedings of the 10th International Symposium on Hardware\/Software Codesign (CODES \u203202) May 2002 73\u201378 2-s2.0-0036045884.","DOI":"10.1145\/774801.774805"},{"key":"e_1_2_8_5_2","doi-asserted-by":"crossref","unstructured":"PandaP. R. DuttN. D. andNicolauA. Efficient utilization of scratch-pad memory in embedded processor applications Proceedings of the European Design & Test Conference March 1997 7\u201311 2-s2.0-0030686025.","DOI":"10.1109\/EDTC.1997.582323"},{"key":"e_1_2_8_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891376"},{"key":"e_1_2_8_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925781"},{"key":"e_1_2_8_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2014002"},{"key":"e_1_2_8_9_2","unstructured":"Nomadik platform http:\/\/www.st.com\/."},{"key":"e_1_2_8_10_2","unstructured":"PC205 platform http:\/\/www.picochip.com\/."},{"key":"e_1_2_8_11_2","unstructured":"Philips nexperia platform http:\/\/www.semiconductors.philips.com\/."},{"key":"e_1_2_8_12_2","unstructured":"STMicroelectronics http:\/\/www.st.com\/internet\/mcu\/home\/home.jsp."},{"key":"e_1_2_8_13_2","unstructured":"OMAP5910 platform http:\/\/www.ti.com\/."},{"key":"e_1_2_8_14_2","doi-asserted-by":"crossref","unstructured":"ChungJ. ChafiH. MinhC. C. McDonaldA. CarlstromB. KozyrakisC. andOlukotunK. The common case transactional behavior of multithreaded programs Proceedings of the 12th International Symposium on High-Performance Computer Architecture February 2006 266\u2013277 2-s2.0-33748847902 https:\/\/doi.org\/10.1109\/HPCA.2006.1598135.","DOI":"10.1109\/HPCA.2006.1598135"},{"key":"e_1_2_8_15_2","doi-asserted-by":"crossref","unstructured":"IsseninI. BrockmeyerE. DurinckB. andDuttN. Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies Proceedings of the 43rd annual Design Automation Conference (DAC \u203206) 2006 49\u201352.","DOI":"10.1145\/1146909.1146925"},{"key":"e_1_2_8_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.826824"},{"key":"e_1_2_8_17_2","unstructured":"Intel Pentium 4 and Intel Xeon Processor Optimization Reference Manual http:\/\/www.cs.washington.edu\/education\/courses\/csep501\/05au\/x86\/24896607.pdf."},{"key":"e_1_2_8_18_2","doi-asserted-by":"crossref","unstructured":"RoyS. H-NMRU: a low area high performance cache replacement policy for embedded processors Proceedings of the 22nd International Conference on VLSI Design January 2009 553\u2013558 2-s2.0-62949221092 https:\/\/doi.org\/10.1109\/VLSI.Design.2009.32.","DOI":"10.1109\/VLSI.Design.2009.32"},{"key":"e_1_2_8_19_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0141\u20109331(01)00111\u20109"},{"key":"e_1_2_8_20_2","doi-asserted-by":"crossref","unstructured":"JeunW. C.andHaS. Effective OpenMP implementation and translation for Multiprocessor System-On-Chip without using OS Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u203207) January 2007 44\u201349 2-s2.0-46649083626 https:\/\/doi.org\/10.1109\/ASPDAC.2007.357790.","DOI":"10.1109\/ASPDAC.2007.357790"},{"key":"e_1_2_8_21_2","doi-asserted-by":"crossref","unstructured":"BurgerT. D. C.andAustinT. M. The SimpleScalar Tool Set Version 2.0 1997 no. CS-TR-1997-1342 University of Wisconsin Madison Wis USA.","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_8_22_2","unstructured":"http:\/\/www.simplescalar.com\/."},{"key":"e_1_2_8_23_2","unstructured":"Jason Loew http:\/\/www.cs.binghamton.edu\/~msim\/."},{"key":"e_1_2_8_24_2","doi-asserted-by":"crossref","unstructured":"RissaT. DonlinA. andLukW. Evaluation of systemC modelling of reconfigurable embedded systems Proceedings of the Design Automation and Test in Europe (DATE \u203205) March 2005 253\u2013258 2-s2.0-33646937686 https:\/\/doi.org\/10.1109\/DATE.2005.143.","DOI":"10.1109\/DATE.2005.143"},{"key":"e_1_2_8_25_2","unstructured":"Open SystemC Iniative OSCI SystemC documentation 2004 http:\/\/www.systemc.org\/."},{"key":"e_1_2_8_26_2","doi-asserted-by":"crossref","unstructured":"ChenC. L.andLiaoC. K. Analysis of vector access performance on skewed interleaved memory Proceedings of the 16th Annual International Symposium on Computer Architecture June 1989 387\u2013394 2-s2.0-0024667387.","DOI":"10.1145\/74925.74969"},{"volume-title":"Computer Architecture and Parallel Processing","year":"1984","author":"Hwang K.","key":"e_1_2_8_27_2"},{"volume-title":"Computer Organization and Design: The Hardware\/Software Interface","year":"1994","author":"Patterson D. A.","key":"e_1_2_8_28_2"},{"key":"e_1_2_8_29_2","doi-asserted-by":"crossref","unstructured":"FarrensM.andParkA. Dynamic base register caching: a technique for reducing address bus width Proceedings of the 18th International Symposium on Computer Architecture May 1991 128\u2013137 2-s2.0-0026152228.","DOI":"10.1145\/115953.115966"},{"key":"e_1_2_8_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019614"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/365091.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/365091.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/365091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T19:53:31Z","timestamp":1744055611000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/365091"}},"subtitle":[],"editor":[{"given":"Vivek Kumar","family":"Sehgal","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/365091"],"URL":"https:\/\/doi.org\/10.1155\/2012\/365091","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2012-02-07","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-05-31","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-09-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"365091"}}