{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:14:14Z","timestamp":1753881254941,"version":"3.41.2"},"reference-count":28,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T00:00:00Z","timestamp":1330387200000},"content-version":"vor","delay-in-days":58,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>The new generation of multicore processors and reconfigurable hardware platforms provides a dramatic increase of the available parallelism and processing capabilities. However, one obstacle for exploiting all the promises of such platforms is deeply rooted in sequential thinking. The sequential programming model does not naturally expose potential parallelism that effectively permits to build parallel applications that can be efficiently mapped on different kind of platforms. A shift of paradigm is necessary at all levels of application development to yield portable and scalable implementations on the widest range of heterogeneous platforms. This paper presents a design flow for the hardware and software synthesis of heterogeneous systems allowing to automatically generate hardware and software components as well as appropriate interfaces, from a unique high\u2010level description of the application, based on the dataflow paradigm, running onto heterogeneous architectures composed by reconfigurable hardware units and multicore processors. Experimental results based on the implementation of several video coding algorithms onto heterogeneous platforms are also provided to show the effectiveness of the approach both in terms of portability and scalability.<\/jats:p>","DOI":"10.1155\/2012\/484962","type":"journal-article","created":{"date-parts":[[2012,2,28]],"date-time":"2012-02-28T21:03:20Z","timestamp":1330463000000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["Hardware and Software Synthesis of Heterogeneous Systems from Dataflow Programs"],"prefix":"10.1155","volume":"2012","author":[{"given":"Ghislain","family":"Roquier","sequence":"first","affiliation":[]},{"given":"Endri","family":"Bezati","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Mattavelli","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2012,2,28]]},"reference":[{"key":"e_1_2_12_1_2","doi-asserted-by":"crossref","unstructured":"De MicheliG. Hardware synthesis from C\/C++ models Proceedings of the Design Automation and Test in Europe Conference and Exhibition 1999 382\u2013383.","DOI":"10.1145\/307418.307527"},{"key":"e_1_2_12_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.232470"},{"key":"e_1_2_12_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/54.232469"},{"key":"e_1_2_12_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"e_1_2_12_5_2","doi-asserted-by":"crossref","unstructured":"GrandpierreT. LavarenneC. andSorelY. Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors Proceedings of the 7th International Conference on Hardware\/Software Codesign (CODES\u203299) May 1999 Rome Italy 74\u201378 2-s2.0-0032633298.","DOI":"10.1145\/301177.301489"},{"key":"e_1_2_12_6_2","doi-asserted-by":"crossref","unstructured":"StefanovT. ZissulescuC. TurjanA. KienhuisB. andDepretteE. System design using Khan process networks: the Compaan\/Laura approach 1 Proceedings of the Design Automation and Test in Europe Conference and Exhibition February 2004 340\u2013345.","DOI":"10.1109\/DATE.2004.1268870"},{"key":"e_1_2_12_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255461"},{"key":"e_1_2_12_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"e_1_2_12_9_2","doi-asserted-by":"crossref","unstructured":"ButtS. A. SayyahP. andLavagnoL. Model-based hardware\/software synthesis for wireless sensor network applications Proceedings of the Electronics Communications and Photonics Conference (SIECPC \u203211) April 2011 1\u20136.","DOI":"10.1109\/SIECPC.2011.5876891"},{"key":"e_1_2_12_10_2","unstructured":"EkerJ.andJanneckJ. CAL Language Report December2003 no. ERL Technical Memo UCB\/ERL M03\/48 University of California at Berkeley."},{"key":"e_1_2_12_11_2","unstructured":"PelcatM. NezanJ.F. PiatJ. CroizerJ. andAridhiS. A system-level architecture model for rapid prototyping of heterogeneous multicore embedded systems Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP \u203209) 2009."},{"key":"e_1_2_12_12_2","doi-asserted-by":"crossref","unstructured":"DennisJ. B. First version of a dataflow procedure language Proceedings of the Symposium on Programming 1974 362\u2013376.","DOI":"10.1007\/3-540-06859-7_145"},{"key":"e_1_2_12_13_2","unstructured":"KahnG. The semantics of simple language for parallel programming Proceedings of the IFIP Congress 1974 471\u2013475."},{"key":"e_1_2_12_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"e_1_2_12_15_2","unstructured":"EkerJ.andJanneckJ. W. A structured description of dataflow actors and its applications 2003 no. UCB\/ERL M03\/13 EECS Department University of California Berkeley."},{"key":"e_1_2_12_16_2","doi-asserted-by":"crossref","unstructured":"WipliezM.andRauletM. Classification and transformation of dynamic dataflow programs Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP \u203210) 2010 303\u2013310.","DOI":"10.1109\/DASIP.2010.5706280"},{"key":"e_1_2_12_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265\u2010009\u20100397\u20105"},{"key":"e_1_2_12_18_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265\u2010009\u20100390\u2010z"},{"key":"e_1_2_12_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934107"},{"key":"e_1_2_12_20_2","unstructured":"ISO\/IEC 23001-4:2009 Information technology\u2014MPEG systems technologies\u2014Part 4: Codec configuration representation 2009."},{"key":"e_1_2_12_21_2","unstructured":"Open RVC-CAL Compiler http:\/\/orcc.sourceforge.net\/."},{"key":"e_1_2_12_22_2","doi-asserted-by":"crossref","unstructured":"MattavelliM. LucarzC. andJanneckJ.W. Optimization of portable parallel signal processing applications by design space exploration of dataflow programs Proceedings of the IEEE Workshop on Signal Processing Systems 2011.","DOI":"10.1109\/SiPS.2011.6088947"},{"key":"e_1_2_12_23_2","doi-asserted-by":"crossref","unstructured":"ErsfolkJ. RoquierG. JokhioF. LiliusJ. andMattavelliM. Scheduling of dynamic dataflow programs with model checking Proceedings of the IEEE Workshop on Signal Processing Systems 2011.","DOI":"10.1109\/SiPS.2011.6088946"},{"key":"e_1_2_12_24_2","doi-asserted-by":"crossref","unstructured":"GuR. JanneckJ. W. RauletM. andBhattacharyyaS. S. Exploiting statically schedulable regions in dataflow programs Proceedings of the IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP \u203209) 2009 Washington DC USA IEEE Computer Society 565\u2013568.","DOI":"10.1109\/ICASSP.2009.4959646"},{"key":"e_1_2_12_25_2","unstructured":"OpenForge https:\/\/sourceforge.net\/projects\/openforge\/."},{"key":"e_1_2_12_26_2","unstructured":"ACTORS Project http:\/\/www.actors\u2010project.eu\/."},{"volume-title":"Ericson Review","year":"2011","author":"Carlsson A.","key":"e_1_2_12_27_2"},{"key":"e_1_2_12_28_2","unstructured":"OpenCores http:\/\/opencores.org\/."}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/484962.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/484962.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/484962","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T05:16:32Z","timestamp":1742620592000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/484962"}},"subtitle":[],"editor":[{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/484962"],"URL":"https:\/\/doi.org\/10.1155\/2012\/484962","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-07-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-06","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-02-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"484962"}}