{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:44:02Z","timestamp":1753886642001,"version":"3.41.2"},"reference-count":34,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2012,4,11]],"date-time":"2012-04-11T00:00:00Z","timestamp":1334102400000},"content-version":"vor","delay-in-days":101,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["N66001-04-1-8916"],"award-info":[{"award-number":["N66001-04-1-8916"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>With the advent of 10 nm CMOS devices and \u201cexotic\u201d nanodevices, the location and occurrence time of hardware defects and design faults become increasingly unpredictable, therefore posing severe challenges to existing techniques for error\u2010resilient computing because most of them statically assign hardware redundancy and do not account for the error tolerance inherently existing in many mission\u2010critical applications. This work proposes a novel approach to selectively fortifying a target reconfigurable computing device in order to achieve hardware\u2010efficient error resilience for a specific target application. We intend to demonstrate that such error resilience can be significantly improved with effective hardware support. The major contributions of this work include (1) the development of a complete methodology to perform sensitivity and criticality analysis of hardware redundancy, (2) a novel problem formulation and an efficient heuristic methodology to selectively allocate hardware redundancy among a target design\u2019s key components in order to maximize its overall error resilience, and (3) an academic prototype of SFC computing device that illustrates a 4 times improvement of error resilience for a H.264 encoder implemented with an FPGA device.<\/jats:p>","DOI":"10.1155\/2012\/593532","type":"journal-article","created":{"date-parts":[[2012,4,11]],"date-time":"2012-04-11T21:02:53Z","timestamp":1334178173000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Selectively Fortifying Reconfigurable Computing Device to Achieve Higher Error Resilience"],"prefix":"10.1155","volume":"2012","author":[{"given":"Mingjie","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yu","family":"Bai","sequence":"additional","affiliation":[]},{"given":"John","family":"Wawrzynek","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2012,4,11]]},"reference":[{"key":"e_1_2_10_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.87"},{"key":"e_1_2_10_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"e_1_2_10_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/1284621.1284644"},{"key":"e_1_2_10_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2007.903188"},{"key":"e_1_2_10_5_2","doi-asserted-by":"crossref","unstructured":"NassifS. R. MehtaN. andCaoY. A resilience roadmap Proceedings of the Design Automation and Test in Europe Conference and Exhibition (DATE 10) March 2010 1011\u20131016 2-s2.0-77953099455.","DOI":"10.1109\/DATE.2010.5456958"},{"key":"e_1_2_10_6_2","doi-asserted-by":"crossref","unstructured":"HaddadN BrownR. CronauerT. andPhanH. Radiation hardened cots-based 32-bit microprocessor Proceedings of the 5th European Conference on Radiation and Its Effects on Components and Systems (RADECS \u203299) 1999 Fontevraud France 593\u2013597.","DOI":"10.1109\/RADECS.1999.858654"},{"key":"e_1_2_10_7_2","doi-asserted-by":"crossref","unstructured":"HeidergottW. SEU tolerant device circuit and processor design Proceedings of the 42nd Design Automation Conference (DAC \u203205) June 2005 New York NY USA ACM 5\u201310 2-s2.0-27944458838.","DOI":"10.1145\/1065579.1065586"},{"key":"e_1_2_10_8_2","unstructured":"QPro Virtex-II Pro 1.5V Platform FPGAs http:\/\/www.xilinx.com\/support\/documentation\/defenseqpro.htm\/."},{"key":"e_1_2_10_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261390"},{"key":"e_1_2_10_10_2","doi-asserted-by":"crossref","unstructured":"GaislerJ. A portable and fault-tolerant microprocessor based on the SPARC V8 architecture Proceedings of the International Conference on Dependable Systems and Networks (DNS \u203202) June 2002 409\u2013415 2-s2.0-0036922117 https:\/\/doi.org\/10.1109\/DSN.2002.1028926.","DOI":"10.1109\/DSN.2002.1028926"},{"key":"e_1_2_10_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860742"},{"key":"e_1_2_10_12_2","unstructured":"RollinsN. WirthlinM. CaffreyM. andGrahamP. Evaluating TMR techniques in the presence of single event upsets Proceedings of the 6th Annual International Conference on Military and Aerospace Programmable Logic Devices September 2003 63\u201370."},{"key":"e_1_2_10_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839190"},{"key":"e_1_2_10_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"e_1_2_10_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834955"},{"key":"e_1_2_10_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860674"},{"key":"e_1_2_10_17_2","doi-asserted-by":"crossref","unstructured":"NarayananS. VaratkarG. V. JonesD. L. andShanbhagN. R. Computation as estimation: estimation-theoretic IC design improves robustness and reduces power consumption Proceedings of the IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP \u203208) April 2008 1421\u20131424 2-s2.0-51449107569 https:\/\/doi.org\/10.1109\/ICASSP.2008.4517886.","DOI":"10.1109\/ICASSP.2008.4517886"},{"key":"e_1_2_10_18_2","doi-asserted-by":"crossref","unstructured":"BreuerM. A. Multi-media applications and imprecise computation Proceedings of the 8th Euromicro Conference on Digital System Design (DSD \u203205) September 2005 2\u20137 2-s2.0-33845328423 https:\/\/doi.org\/10.1109\/DSD.2005.58.","DOI":"10.1109\/DSD.2005.58"},{"key":"e_1_2_10_19_2","doi-asserted-by":"crossref","unstructured":"HegdeR.andShanbhagN. R. Energy-efficient signal processing via algorithmic noise-tolerance Proceedings of the International Conference on Low Power Electronics and Design (ISLPED \u203299) August 1999 New York NY USA ACM 30\u201335 2-s2.0-0033365797.","DOI":"10.1145\/313817.313834"},{"key":"e_1_2_10_20_2","doi-asserted-by":"crossref","unstructured":"MohapatraD. KarakonstantisG. andRoyK. Significance driven computation: a voltage-scalable variation-aware quality-tuning motion estimator Proceedings of the 14th ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED \u203209) August 2009 New York NY USA ACM 195\u2013200 2-s2.0-70449732733 https:\/\/doi.org\/10.1145\/1594233.1594282.","DOI":"10.1145\/1594233.1594282"},{"key":"e_1_2_10_21_2","doi-asserted-by":"crossref","unstructured":"NairR. Models for energy-efficient approximate computing Proceedings of the 16th ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED \u203210) 2010 New York NY USA ACM 359\u2013360.","DOI":"10.1145\/1840845.1840921"},{"key":"e_1_2_10_22_2","doi-asserted-by":"crossref","unstructured":"LeemL. ChoH. BauJ. A. JacobsonQ. andMitraS. Ersa: error resilient system architecture for probabilistic applications Proceedings of the Conference on Design Automation and Test in Europe (DATE \u203210) 2010 Leuven Belgium European Design and Automation Association 1560\u20131565.","DOI":"10.1109\/DATE.2010.5457059"},{"key":"e_1_2_10_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0959-6"},{"key":"e_1_2_10_24_2","doi-asserted-by":"crossref","unstructured":"G. BishopP. E. BloomfieldR. ClementT. andGuerraS. Software criticality analysis of cots\/soup Proceedings of the 21st International Conference on Computer Safety Reliability and Security (SAFECOMP \u203202) 2002 London UK Springer 198\u2013211.","DOI":"10.1007\/3-540-45732-1_20"},{"key":"e_1_2_10_25_2","doi-asserted-by":"publisher","DOI":"10.1016\/S0957\u20104174(96)00048\u20106"},{"key":"e_1_2_10_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2003.1223646"},{"key":"e_1_2_10_27_2","doi-asserted-by":"crossref","unstructured":"LeveugleR. CimonnetD. andAmmariA. System-level dependability analysis with RT-level fault injection accuracy Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT \u203204) October 2004 451\u2013458 2-s2.0-24944432435.","DOI":"10.1109\/DFTVS.2004.1347870"},{"key":"e_1_2_10_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/32.44380"},{"key":"e_1_2_10_29_2","doi-asserted-by":"crossref","unstructured":"KammlerD. GuanJ. AscheidG. LeupersR. andMeyrH. A fast and flexible platform for fault injection and evaluation in Verilog-based simulations Proceedings of the 3rd IEEE International Conference on Secure Software Integration Reliability Improvement (SSIRI \u203209) July 2009 309\u2013314 2-s2.0-72849149989 https:\/\/doi.org\/10.1109\/SSIRI.2009.38.","DOI":"10.1109\/SSIRI.2009.38"},{"key":"e_1_2_10_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/3477.990875"},{"key":"e_1_2_10_31_2","doi-asserted-by":"crossref","unstructured":"P. MathurF.andAvi\u017eienisA. Reliability analysis and architecture of a hybrid-redundant digital system: generalized triple modular redundancy with self-repair Proceedings of the Spring Joint Computer Conference (AFIPS \u203270) May 1970 New York NY USA ACM 375\u2013383.","DOI":"10.1145\/1476936.1476994"},{"volume-title":"Linear Programming 1: Introduction","year":"1997","author":"B. Dantzig G.","key":"e_1_2_10_32_2"},{"key":"e_1_2_10_33_2","series-title":"Pure and Applied Mathematics","volume-title":"Introduction to Linear Programming: Applications and Extensions","author":"Darst R.","year":"1991"},{"key":"e_1_2_10_34_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/593532.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/593532.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/593532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:15:30Z","timestamp":1742930130000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/593532"}},"subtitle":[],"editor":[{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/593532"],"URL":"https:\/\/doi.org\/10.1155\/2012\/593532","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2011-09-11","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-01-11","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-04-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"593532"}}