{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:23Z","timestamp":1761647903330,"version":"3.41.2"},"reference-count":41,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2011,10,20]],"date-time":"2011-10-20T00:00:00Z","timestamp":1319068800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC 98-2220-E-009-026","NSC 98-2220-E-009-027"],"award-info":[{"award-number":["NSC 98-2220-E-009-026","NSC 98-2220-E-009-027"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001868","name":"National Science Council","doi-asserted-by":"publisher","award":["NSC 98-2220-E-009-026","NSC 98-2220-E-009-027"],"award-info":[{"award-number":["NSC 98-2220-E-009-026","NSC 98-2220-E-009-027"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>Energy\u2010efficient and reliable channels are provided for on\u2010chip interconnection networks (OCINs) using a self\u2010calibrated voltage scaling technique with self\u2010corrected green (SCG) coding scheme. This self\u2010calibrated low\u2010power coding and voltage scaling technique increases reliability and reduces energy consumption simultaneously. The SCG coding is a joint bus and error correction coding scheme that provides a reliable mechanism for channels. In addition, it achieves a significant reduction in energy consumption via a joint triplication bus power model for crosstalk avoidance. Based on SCG coding scheme, the proposed self\u2010calibrated voltage scaling technique adjusts voltage swing for energy reduction. Furthermore, this technique tolerates timing variations. Based on UMC 65\u2009nm CMOS technology, the proposed channels reduces energy consumption by nearly 28.3% compared with that for uncoded channels at the lowest voltage. This approach makes the channels of OCINs tolerant of transient malfunctions and realizes energy efficiency.<\/jats:p>","DOI":"10.1155\/2012\/697039","type":"journal-article","created":{"date-parts":[[2011,10,20]],"date-time":"2011-10-20T19:02:09Z","timestamp":1319137329000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Self\u2010Calibrated Energy\u2010Efficient and Reliable Channels for On\u2010Chip Interconnection Networks"],"prefix":"10.1155","volume":"2012","author":[{"given":"Po-Tsang","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2011,10,20]]},"reference":[{"key":"e_1_2_9_1_2","unstructured":"(2005\u20132009) International Technology Roadmap for Semiconductors. Semiconductor Industry Assoc. http:\/\/public.itrs.net\/."},{"key":"e_1_2_9_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_9_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.7"},{"key":"e_1_2_9_4_2","doi-asserted-by":"crossref","unstructured":"ZydekD. ShlayanN. RegentovaE. andSelvarajH. Review of packet switching technologies for future NoC Proceedings of the 19th International Conference on Systems Engineering (ICSEng \u203208) August 2008 306\u2013311 2-s2.0-53549099635 https:\/\/doi.org\/10.1109\/ICSEng.2008.47.","DOI":"10.1109\/ICSEng.2008.47"},{"key":"e_1_2_9_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"volume-title":"Network on Chips: Technology and Tools","year":"2006","author":"Benini L.","key":"e_1_2_9_6_2"},{"volume-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"Dally W. J.","key":"e_1_2_9_7_2"},{"key":"e_1_2_9_8_2","doi-asserted-by":"crossref","unstructured":"RaghunathanV. SrivastavaM. B. andGuptaR. K. A survey of techniques for energy efficient on-chip communication Proceedings of the 40th IEEE\/ACM Design Automation Conference (DAC \u203203) June 2003 900\u2013905 2-s2.0-0041633582.","DOI":"10.1145\/776058.776059"},{"key":"e_1_2_9_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_2_9_10_2","doi-asserted-by":"crossref","unstructured":"LekatsasH.andHenkelJ. ETAM++: extended transition activity measure for low power address bus designs Proceedings of the VLSI Design Conference 2002 113\u2013120.","DOI":"10.1109\/ASPDAC.2002.994895"},{"key":"e_1_2_9_11_2","doi-asserted-by":"crossref","unstructured":"BaekK. H. KimK. W. andKangS. M. A low energy encoding technique for reduction of coupling effects in SoC interconnects 1 Proceedings of the 43rd Midwest Circuits and Systems Conference (MWSCAS \u203200) August 2000 80\u201383 2-s2.0-0034464156.","DOI":"10.1109\/MWSCAS.2000.951591"},{"key":"e_1_2_9_12_2","unstructured":"LyuhC.-G.andKimT.-W Low-power bus encoding with crosstalk delay elimination Proceedings of the International ASIC\/ SoC Conference 2002 389\u2013393."},{"key":"e_1_2_9_13_2","doi-asserted-by":"crossref","unstructured":"LvT. HenkelJ. LekatsasH. andWolfW. An adaptive dictionary encoding scheme for SOC data buses Proceedings of the Design Automation and Test in Europ Conference Exhibition (DATE \u203202) 2002 1059\u20131064.","DOI":"10.1109\/DATE.2002.998433"},{"key":"e_1_2_9_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"e_1_2_9_15_2","doi-asserted-by":"crossref","unstructured":"YangJ.andGuptaR. FV encoding for low-power data I\/O Proceedings of the International Symposium on Low Electronics and Design (ISLPED \u203201) August 2001 84\u201387 2-s2.0-0034869580.","DOI":"10.1145\/383082.383100"},{"key":"e_1_2_9_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.918197"},{"key":"e_1_2_9_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916407"},{"key":"e_1_2_9_18_2","doi-asserted-by":"crossref","unstructured":"ChenG. DuvallS. andNooshabadiS. Analysis and design of memoryless interconnect encoding scheme Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u203209) May 2009 2990\u20132993 2-s2.0-70350167203 https:\/\/doi.org\/10.1109\/ISCAS.2009.5118431.","DOI":"10.1109\/ISCAS.2009.5118431"},{"key":"e_1_2_9_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026679"},{"key":"e_1_2_9_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848816"},{"key":"e_1_2_9_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884418"},{"key":"e_1_2_9_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827565"},{"key":"e_1_2_9_23_2","doi-asserted-by":"crossref","unstructured":"PandeP. P. GangulyA. FeeroB. BelzerB. andGrecuC. Design of low power & reliable networks on chip through joint crosstalk avoidance and forward error correction coding Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems October 2006 466\u2013476 2-s2.0-38749126805 https:\/\/doi.org\/10.1109\/DFT.2006.22.","DOI":"10.1109\/DFT.2006.22"},{"key":"e_1_2_9_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"e_1_2_9_25_2","doi-asserted-by":"crossref","unstructured":"SridharaS. R.andShanbhagN. R. Coding for reliable on-chip buses: fundamental limits and practical codes Proceedings of the 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems January 2005 417\u2013422 2-s2.0-27944447304.","DOI":"10.1109\/ICVD.2005.65"},{"key":"e_1_2_9_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"e_1_2_9_27_2","doi-asserted-by":"crossref","unstructured":"WormF. ThiranP. MicheliG. D. andIenneP. Self-calibrating networks-on-chip 3 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u203205) May 2005 2361\u20132364 2-s2.0-33745780456 https:\/\/doi.org\/10.1109\/ISCAS.2005.1465099.","DOI":"10.1109\/ISCAS.2005.1465099"},{"key":"e_1_2_9_28_2","doi-asserted-by":"crossref","unstructured":"SimoneM. LajoloM. andBertozziD. Variation tolerant NoC design by means of self-calibrating links Proceedings of the Design Automation and Test in Europe Conference Exhibition (DATE \u203208) March 2008 1402\u20131407 2-s2.0-49749104801 https:\/\/doi.org\/10.1109\/DATE.2008.4484870.","DOI":"10.1109\/DATE.2008.4484870"},{"key":"e_1_2_9_29_2","unstructured":"HoR. On-chip wires: scaling and efficiency Ph.D. dissertation 2003 Stanford University."},{"key":"e_1_2_9_30_2","doi-asserted-by":"crossref","unstructured":"HoR. MaiK. andHorowitzM. Efficient on-chip global Interconnects Proceedings of the IEEE Symposium on VLSI Circuits June 2003 271\u2013274 2-s2.0-0141538149.","DOI":"10.1109\/VLSIC.2003.1221224"},{"key":"e_1_2_9_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043337"},{"key":"e_1_2_9_32_2","unstructured":"KimK. W. BaekK. H. ShanbhagN. LiuC. L. andKangS. M. Coupling-driven signal encoding scheme for low-power interface design Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD \u203200) 2000 318\u2013321 2-s2.0-0034483997."},{"key":"e_1_2_9_33_2","unstructured":"SotiriadisP. P. Interconnect modeling and optimization in deep submicron technologies Ph.D. dissertation 2002 Massachusetts Institute of Technology Cambridge Mass USA."},{"key":"e_1_2_9_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.945309"},{"key":"e_1_2_9_35_2","doi-asserted-by":"crossref","unstructured":"SekarK.andDeyS. LI-BIST: a low-cost self-test scheme for SoC logic cores and interconnects Proceedings of the IEEE VLSI Test Symposium 2002 417\u2013422.","DOI":"10.1109\/VTS.2002.1011174"},{"key":"e_1_2_9_36_2","doi-asserted-by":"crossref","unstructured":"BaiX. DeyS. andRajskiJ. Self-test methodology for at-speed test of crosstalk in chip interconnects Proceedings of the 37th IEEE\/ACM Design Automation Conference (DAC \u203200) June 2000 619\u2013624 2-s2.0-0033684205.","DOI":"10.1145\/337292.337597"},{"key":"e_1_2_9_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891371"},{"key":"e_1_2_9_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826197"},{"key":"e_1_2_9_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"e_1_2_9_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"e_1_2_9_41_2","doi-asserted-by":"crossref","unstructured":"AndersM. A. KaulH. HsuS. K. AgarwalA. MathewS. K. SheikhF. KrishnamurthyR. K. andBorkarS. A 4.1Tb\/s bisection-bandwidth 560Gb\/s\/W streaming circuit-switched 8x8 mesh network-on-chip in 45nm CMOS Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC \u203210) February 2010 110\u2013112 2-s2.0-77952175242 https:\/\/doi.org\/10.1109\/ISSCC.2010.5434078.","DOI":"10.1109\/ISSCC.2010.5434078"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/697039.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/697039.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/697039","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T03:54:48Z","timestamp":1741838088000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/697039"}},"subtitle":[],"editor":[{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2011,10,20]]},"references-count":41,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/697039"],"URL":"https:\/\/doi.org\/10.1155\/2012\/697039","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2011,10,20]]},"assertion":[{"value":"2011-07-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-08-17","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-10-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"697039"}}