{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:50:13Z","timestamp":1753887013053,"version":"3.41.2"},"reference-count":22,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T00:00:00Z","timestamp":1344902400000},"content-version":"vor","delay-in-days":226,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Journal of Electrical and Computer Engineering"],"published-print":{"date-parts":[[2012,1]]},"abstract":"<jats:p>We present a new reliable<jats:italic>Network-on-Chip<\/jats:italic>(<jats:italic>NoC<\/jats:italic>) suitable for<jats:italic>Dynamically Reconfigurable Multiprocessors on Chip<\/jats:italic>systems. The proposed<jats:italic>NoC<\/jats:italic>is based on routers performing online error detection of routing algorithm and data packet errors. Our work focuses on adaptive routing algorithms which allow to bypass faulty components or processor elements dynamically implemented inside the network. The proposed routing error detection mechanism allows to distinguish routing errors from bypasses of faulty components. The new router architecture is based on additional diagonal state indications and specific logic blocks allowing the reliable operation of the<jats:italic>NoC<\/jats:italic>. The main originality in the proposed<jats:italic>NoC<\/jats:italic>is that only the permanently faulty parts of the routers are disconnected. Therefore, our approach maintains a high run time throughput in the<jats:italic>NoC<\/jats:italic>without data packet loss thanks to a self\u2010<jats:italic>loopback<\/jats:italic>mechanism inside each router.<\/jats:p>","DOI":"10.1155\/2012\/843239","type":"journal-article","created":{"date-parts":[[2012,8,14]],"date-time":"2012-08-14T21:01:10Z","timestamp":1344978070000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A New Efficient and Reliable Dynamically Reconfigurable<i>Network-on-Chip<\/i>"],"prefix":"10.1155","volume":"2012","author":[{"given":"C\u00e9dric","family":"Killian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camel","family":"Tanougast","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrice","family":"Monteiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abbas","family":"Dandache","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2012,8,14]]},"reference":[{"key":"e_1_2_8_1_2","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-61520-807-4"},{"key":"e_1_2_8_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_2_8_3_2","doi-asserted-by":"crossref","unstructured":"BouraY. M.andDasC. R. Efficient fully adaptive wormhole routing in n-dimensional meshes Proceedings of the IEEE 14th International Conference on Distributed Computing Systems June 1994 IEEE 589\u2013596 2-s2.0-0028563549.","DOI":"10.1109\/ICDCS.1994.302473"},{"key":"e_1_2_8_4_2","doi-asserted-by":"crossref","unstructured":"BobdaC. AhmadiniaA. MajerM. TeichJ. FeketeS. andvan der VeenJ. DyNoC: a dynamic infrastructure for communication in dynamically reconfigurable devices Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203205) August 2005 IEEE 153\u2013158 2-s2.0-33746922011 https:\/\/doi.org\/10.1109\/FPL.2005.1515715.","DOI":"10.1109\/FPL.2005.1515715"},{"key":"e_1_2_8_5_2","doi-asserted-by":"crossref","unstructured":"PionteckT. KochR. andAlbrechtC. Applying partial reconfiguration to networks-on-chips Proceedings of the International Conference on Field Programmable Logic and Applications (FPL \u203206) August 2006 1\u20136 2-s2.0-34548104481 https:\/\/doi.org\/10.1109\/FPL.2006.311208.","DOI":"10.1109\/FPL.2006.311208"},{"key":"e_1_2_8_6_2","doi-asserted-by":"crossref","unstructured":"Jovanovi\u0107S. TanougastC. andWeberS. A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems Proceedings of the IEEE 19th International Conference on Application-Specific Systems Architectures and Processors (ASAP \u203208) July 2008 61\u201366 2-s2.0-51649130183 https:\/\/doi.org\/10.1109\/ASAP.2008.4580155.","DOI":"10.1109\/ASAP.2008.4580155"},{"key":"e_1_2_8_7_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.004"},{"key":"e_1_2_8_8_2","unstructured":"LysaghtP.andDunlopJ. Dynamic reconfiguration of fpgas Proceedings of the Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs 1994 Abingdon EE&CS Books 82\u201394."},{"key":"e_1_2_8_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"e_1_2_8_10_2","doi-asserted-by":"crossref","unstructured":"ParkD. NicopoulosC. KimJ. VijaykrishnanN. andDasC. R. Exploring fault-tolerant network-on-chip architectures Proceedings of the International Conference on Dependable Systems and Networks (DSN \u203206) June 2006 IEEE 93\u2013104 2-s2.0-33845589989 https:\/\/doi.org\/10.1109\/DSN.2006.35.","DOI":"10.1109\/DSN.2006.35"},{"key":"e_1_2_8_11_2","doi-asserted-by":"crossref","unstructured":"Jovanovi\u0107S. TanougastC. WeberS. andBobdaC. A new deadlock-free fault-tolerant routing algorithm for noc interconnections Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL \u203209) September 2009 326\u2013331 2-s2.0-70449884162 https:\/\/doi.org\/10.1109\/FPL.2009.5272274.","DOI":"10.1109\/FPL.2009.5272274"},{"key":"e_1_2_8_12_2","doi-asserted-by":"crossref","unstructured":"GrecuC. AnghelL. PandeaP. P. IvanovA. andSalenR. Essential fault-tolerance metrics for NoC infrastructures Proceedings of the 13th IEEE International On-Line Testing Symposium (IOLTS \u203207) July 2007 37\u201342 2-s2.0-46749140919 https:\/\/doi.org\/10.1109\/IOLTS.2007.31.","DOI":"10.1109\/IOLTS.2007.31"},{"key":"e_1_2_8_13_2","doi-asserted-by":"crossref","unstructured":"BoreckyJ. KohlikM. KubalikP. andKub\u00e1tov\u00e1H. Fault models usability study for on-line tested fpga Proceedings of the 14th Euromicro Conference on Digital System Design (DSD \u203211) 2011 Washington DC USA IEEE Computer Society 287\u2013290.","DOI":"10.1109\/DSD.2011.42"},{"key":"e_1_2_8_14_2","doi-asserted-by":"crossref","unstructured":"GrecuC. IvanovA. SalehR. SogomonyanE. S. andPandeP. P. On-line fault detection and location for NoC interconnects Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS \u203206) July 2006 145\u2013150 2-s2.0-34247281589 https:\/\/doi.org\/10.1109\/IOLTS.2006.44.","DOI":"10.1109\/IOLTS.2006.44"},{"key":"e_1_2_8_15_2","doi-asserted-by":"crossref","unstructured":"ZimmerH.andJantschA. A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip Proceedings of the 1st IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES \u203203) October 2003 New York NY USA ACM 188\u2013193 2-s2.0-1142287741 https:\/\/doi.org\/10.1145\/944691.944694.","DOI":"10.1145\/944691.944694"},{"key":"e_1_2_8_16_2","doi-asserted-by":"crossref","unstructured":"AlaghiA. KarimiN. SedghiM. andNavabiZ. Online NoC switch fault detection and diagnosis using a high level fault model Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT\u203207) 2007 IEEE 21\u201329.","DOI":"10.1109\/DFT.2007.55"},{"key":"e_1_2_8_17_2","first-page":"3716","article-title":"Online Network-on-Chip switch fault detection and diagnosis using functional switch faults","volume":"14","author":"Karimi N.","year":"2008","journal-title":"Journal of Universal Computer Science"},{"key":"e_1_2_8_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_2_8_19_2","doi-asserted-by":"crossref","unstructured":"PulliniA. AngioliniF. BertozziD. andBeniniL. Fault tolerance overhead in network-on-chip flow control schemes Proceedings of the 18th Symposium on Integrated Circuits and Systems Design (SBCCI \u203205) September 2005 224\u2013229 2-s2.0-33847724870 https:\/\/doi.org\/10.1109\/SBCCI.2005.4286861.","DOI":"10.1145\/1081081.1081138"},{"key":"e_1_2_8_20_2","doi-asserted-by":"crossref","unstructured":"RaikJ. GovindV. andUbarR. An external test approach for network-on-a-chip switches Proceedings of the 15th Asian Test Symposium November 2006 IEEE 437\u2013442 2-s2.0-33947698377 https:\/\/doi.org\/10.1109\/ATS.2006.260967.","DOI":"10.1109\/ATS.2006.260967"},{"volume-title":"Xilinx","year":"2008","author":"Xilinx","key":"e_1_2_8_21_2"},{"volume-title":"Xilinx","year":"2011","author":"Xilinx","key":"e_1_2_8_22_2"}],"container-title":["Journal of Electrical and Computer Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/843239.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/jece\/2012\/843239.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2012\/843239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,6]],"date-time":"2025-04-06T22:01:32Z","timestamp":1743976892000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2012\/843239"}},"subtitle":[],"editor":[{"given":"Vivek Kumar","family":"Sehgal","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2012,1]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["10.1155\/2012\/843239"],"URL":"https:\/\/doi.org\/10.1155\/2012\/843239","archive":["Portico"],"relation":{},"ISSN":["2090-0147","2090-0155"],"issn-type":[{"type":"print","value":"2090-0147"},{"type":"electronic","value":"2090-0155"}],"subject":[],"published":{"date-parts":[[2012,1]]},"assertion":[{"value":"2012-02-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-06-09","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"843239"}}