{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:42:18Z","timestamp":1753886538583,"version":"3.41.2"},"reference-count":24,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2013,7,18]],"date-time":"2013-07-18T00:00:00Z","timestamp":1374105600000},"content-version":"vor","delay-in-days":198,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61201182"],"award-info":[{"award-number":["61201182"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["The Scientific World Journal"],"published-print":{"date-parts":[[2013,1]]},"abstract":"<jats:p>Clustering has become a common trend in very long instruction words (VLIW) architecture to solve the problem of area, energy consumption, and design complexity. Register\u2010file\u2010connected clustered (RFCC) VLIW architecture uses the mechanism of global register file to accomplish the inter\u2010cluster data communications, thus eliminating the performance and energy consumption penalty caused by explicit inter\u2010cluster data move operations in traditional bus\u2010connected clustered (BCC) VLIW architecture. However, the limit number of access ports to the global register file has become an issue which must be well addressed; otherwise the performance and energy consumption would be harmed. In this paper, we presented compiler optimization techniques for an RFCC VLIW architecture called Lily, which is designed for encryption systems. These techniques aim at optimizing performance and energy consumption for Lily architecture, through appropriate manipulation of the code generation process to maintain a better management of the accesses to the global register file. All the techniques have been implemented and evaluated. The result shows that our techniques can significantly reduce the penalty of performance and energy consumption due to access port limitation of global register file.<\/jats:p>","DOI":"10.1155\/2013\/913038","type":"journal-article","created":{"date-parts":[[2013,7,18]],"date-time":"2013-07-18T22:50:52Z","timestamp":1374187852000},"update-policy":"https:\/\/doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing Instruction Scheduling and Register Allocation for Register\u2010File\u2010Connected Clustered VLIW Architectures"],"prefix":"10.1155","volume":"2013","author":[{"given":"Haijing","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7983-6473","authenticated-orcid":false,"given":"Xu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siye","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanjun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","published-online":{"date-parts":[[2013,7,18]]},"reference":[{"key":"e_1_2_10_1_2","doi-asserted-by":"crossref","unstructured":"FisherJ. A. Very long instruction word architectures and the ELI-512 Proceedings of the 10th Annual International Symposium on Computer Architecture (ISCA \u203283) June 1983 140\u2013150 https:\/\/doi.org\/10.1145\/800046.801649.","DOI":"10.1145\/800046.801649"},{"key":"e_1_2_10_2_2","doi-asserted-by":"crossref","unstructured":"ZhangY. J. HeH. andSunY. H. A new register file access architecture for software pipelining in VLIW processors 1 Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC \u203205) January 2005 627\u2013630 https:\/\/doi.org\/10.1109\/ASPDAC.2005.1466239.","DOI":"10.1145\/1120725.1120979"},{"key":"e_1_2_10_3_2","doi-asserted-by":"publisher","DOI":"10.1016\/S1007-0214(09)70118-X"},{"key":"e_1_2_10_4_2","doi-asserted-by":"publisher","DOI":"10.3390\/s120404466"},{"volume-title":"Algorithms for Minimal-Length Schedules","year":"1976","author":"Sethi R.","key":"e_1_2_10_5_2"},{"key":"e_1_2_10_6_2","doi-asserted-by":"crossref","unstructured":"Pay\u00e1-Vay\u00e1G. Mart\u00edn-LangerwerfJ. BlumeH. andPirschP. A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures Proceedings of the 21st IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP \u203210) July 2010 Rennes France 151\u2013158 2-s2.0-77955860273 https:\/\/doi.org\/10.1109\/ASAP.2010.5541015.","DOI":"10.1109\/ASAP.2010.5541015"},{"key":"e_1_2_10_7_2","doi-asserted-by":"crossref","unstructured":"WangL.andChenG. Architecture-dependent register allocation and instruction scheduling on VLIW 2 Proceedings of the 2nd International Conference on Computer Engineering and Technology (ICCET \u203210) April 2010 Chengdu China 292\u2013296 2-s2.0-77958049126 https:\/\/doi.org\/10.1109\/ICCET.2010.5485441.","DOI":"10.1109\/ICCET.2010.5485441"},{"key":"e_1_2_10_8_2","doi-asserted-by":"crossref","unstructured":"UchidaM. TaniguchiI. TomiyamaH. andFukuiM. Energy-aware SA-based instruction scheduling for fine-grained power-gated VLIW processors Proceedings of the International SoC Design Conference (ISOCC \u203212) November 2012 Jeju Island Republic of Korea 139\u2013142 https:\/\/doi.org\/10.1109\/ISOCC.2012.6407059.","DOI":"10.1109\/ISOCC.2012.6407059"},{"key":"e_1_2_10_9_2","doi-asserted-by":"crossref","unstructured":"ZalameaJ. LlosaJ. Ayguad\u00e9E. andValeroM. Modulo scheduling with integrated register spilling for clustered VLIW architectures Proceedings of the 34th Annual International Symposium on Microarchitecture (ACM\/IEEE \u203201) December 2001 160\u2013169 2-s2.0-0035691538 https:\/\/doi.org\/10.1109\/MICRO.2001.991115.","DOI":"10.1109\/MICRO.2001.991115"},{"key":"e_1_2_10_10_2","unstructured":"CodinaJ. M. S\u00e1nchezJ. andGonz\u00e1lezA. A unified modulo scheduling and register allocation technique for clustered processors Proceedings of the Internatinal Conference on Parallel Architectures and Compilation Techniques (PACT \u203201) September 2001 175\u2013184 2-s2.0-0035176849."},{"key":"e_1_2_10_11_2","doi-asserted-by":"crossref","unstructured":"CodinaJ. M. S\u00e1nchezJ. andGonz\u00e1lezA. Virtual cluster scheduling through the scheduling graph Proceedings of the International Symposium on Code Generation and Optimization (CGO \u203207) March 2007 San Jose Calif USA 99\u2013101 2-s2.0-34547697457 https:\/\/doi.org\/10.1109\/CGO.2007.39.","DOI":"10.1109\/CGO.2007.39"},{"key":"e_1_2_10_12_2","doi-asserted-by":"crossref","unstructured":"AletaA. CodinaJ. M. SanchezJ. andGonzalezA. Graph-partitioning based instruction scheduling for clustered processors Proceedings of the 34th ACM\/IEEE International Symposium on Microarchitecture (MICRO \u203201) December 2001 150\u2013159 https:\/\/doi.org\/10.1109\/MICRO.2001.991114.","DOI":"10.1109\/MICRO.2001.991114"},{"key":"e_1_2_10_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.32"},{"key":"e_1_2_10_14_2","doi-asserted-by":"crossref","unstructured":"ArafathK. M. I. Y.andAjayanK. K. A novel instruction scheduling scheme for clustered VLIW architecture Proceedings of the IEEE Recent Advances in Intelligent Computational Systems (RAICS \u203211) September 2011 Trivandrum India 783\u2013787 2-s2.0-81355150390 https:\/\/doi.org\/10.1109\/RAICS.2011.6069416.","DOI":"10.1109\/RAICS.2011.6069416"},{"key":"e_1_2_10_15_2","doi-asserted-by":"crossref","unstructured":"ZhangX. M. WuH. andXueJ. L. An efficient heuristic for instruction scheduling on clustered VLIW processors Proceedings of the 14th International Conference on Compilers Architectures and Synthesis for Embedded Systems (CASES \u203211) October 2011 35\u201344 2-s2.0-81255207118 https:\/\/doi.org\/10.1145\/2038698.2038707.","DOI":"10.1145\/2038698.2038707"},{"key":"e_1_2_10_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2009.2024870"},{"key":"e_1_2_10_17_2","doi-asserted-by":"crossref","unstructured":"NagpalR.andSrikantY. N. Register file energy optimization for snooping based clustered VLIW architectures Proceedings of the 19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 07) October 2007 Rio Grande do Sul Brazil 161\u2013168 2-s2.0-47249109790 https:\/\/doi.org\/10.1109\/SBAC-PAD.2007.40.","DOI":"10.1109\/SBAC-PAD.2007.35"},{"key":"e_1_2_10_18_2","doi-asserted-by":"crossref","unstructured":"HuangY. Z. ZhaoM. Y. andXueC. J. WCET-aware re-scheduling register allocation for real-time embedded systems with clustered VLIW architecture Proceedings of the 13th ACM SIGPLAN\/SIGBED International Conference on Languages Compilers Tools and Theory for Embedded Systems (LCTES \u203212) May 2012 31\u201340 https:\/\/doi.org\/10.1145\/2248418.2248424.","DOI":"10.1145\/2248418.2248424"},{"key":"e_1_2_10_19_2","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2012.1180"},{"key":"e_1_2_10_20_2","doi-asserted-by":"crossref","unstructured":"ZhouZ. X. HeH. ZhangY. J. SunY. H. andChenA. A 2-dimension force-directed scheduling algorithm for register-file-connectivity clustered VLIW architecture Proceedings of the IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP \u203207) July 2007 Montreal Canada 371\u2013376.","DOI":"10.1109\/ASAP.2007.4459292"},{"key":"e_1_2_10_21_2","unstructured":"LeeC.andStoodleyM. UTDSP BenchMark Suite 2012 http:\/\/www.eecg.toronto.edu\/~corinna\/DSP\/infrastructure\/UTDSP.html."},{"key":"e_1_2_10_22_2","unstructured":"2012 http:\/\/euler.slu.edu\/~fritts\/mediabench\/."},{"key":"e_1_2_10_23_2","unstructured":"The gem5 simulator system: a modular platform for computer system architecture research 2012 http:\/\/www.m5sim.org\/Main_Page."},{"key":"e_1_2_10_24_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-006-9045-5"}],"container-title":["The Scientific World Journal"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/journals\/tswj\/2013\/913038.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/journals\/tswj\/2013\/913038.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2013\/913038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T14:40:08Z","timestamp":1720276808000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2013\/913038"}},"subtitle":[],"editor":[{"given":"E.","family":"Denti","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]},{"given":"J.","family":"Montero","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]},{"given":"G.","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"editor","vocabulary":"crossref"}]}],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,1]]}},"alternative-id":["10.1155\/2013\/913038"],"URL":"https:\/\/doi.org\/10.1155\/2013\/913038","archive":["Portico"],"relation":{},"ISSN":["2356-6140","1537-744X"],"issn-type":[{"type":"print","value":"2356-6140"},{"type":"electronic","value":"1537-744X"}],"subject":[],"published":{"date-parts":[[2013,1]]},"assertion":[{"value":"2013-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-06-28","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}],"article-number":"913038"}}