{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:04:40Z","timestamp":1740135880615,"version":"3.37.3"},"reference-count":9,"publisher":"Wiley","license":[{"start":{"date-parts":[[2014,7,23]],"date-time":"2014-07-23T00:00:00Z","timestamp":1406073600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2014,7,23]]},"abstract":"<jats:p>We are going to design and simulate low power fractional-N phase-locked loop (FNPLL) frequency synthesizer for industrial application, which is based on VLSI. The design of FNPLL has been optimized using different VLSI techniques to acquire significant performance in terms of speed with relatively less power consumption. One of the major contributions in optimization is contributed by the loop filter as it limits the switching time between cycles. Sigma-delta modulator attenuates the noise generated by the loop filter. This paper presents the implementation details and simulation results of all the blocks of optimized design.<\/jats:p>","DOI":"10.1155\/2014\/406416","type":"journal-article","created":{"date-parts":[[2014,7,23]],"date-time":"2014-07-23T22:31:07Z","timestamp":1406154667000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Optimization of Fractional-N-PLL Frequency Synthesizer for Power Effective Design"],"prefix":"10.1155","volume":"2014","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1057-7412","authenticated-orcid":true,"given":"Sahar","family":"Arshad","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3132-537X","authenticated-orcid":true,"given":"Muhammad","family":"Ismail","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4081-5648","authenticated-orcid":true,"given":"Usman","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Scholar Teacher Research Alliance for Problem Solving (STRAPS), Bahawalpur 63100, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anees ul","family":"Husnain","sequence":"additional","affiliation":[{"name":"Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7448-4648","authenticated-orcid":true,"given":"Qaiser","family":"Ijaz","sequence":"additional","affiliation":[{"name":"Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"311","reference":[{"year":"2010","key":"1"},{"issue":"3","key":"2","volume":"3","year":"2012","journal-title":"International Journal of VLSI Design & Communication Systems"},{"year":"1983","key":"3"},{"issue":"1","key":"4","volume":"2","year":"2011","journal-title":"International Journal of VLSI Design & Communication Systems"},{"year":"2005","key":"5"},{"issue":"2","key":"6","volume":"1","year":"2010","journal-title":"International Journal of VLSI Design & Communication Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"year":"2004","key":"9"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914281"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/406416.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/406416.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2014\/406416.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T14:49:19Z","timestamp":1607525359000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2014\/406416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,23]]},"references-count":9,"alternative-id":["406416","406416"],"URL":"https:\/\/doi.org\/10.1155\/2014\/406416","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"type":"print","value":"1065-514X"},{"type":"electronic","value":"1563-5171"}],"subject":[],"published":{"date-parts":[[2014,7,23]]}}}